### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY MIZORAM

### DEVICE AND PROCESS MODELING LAB (ECP 2202) VLSI LAB II (ECP 1801)

#### **List of Experiments**

- 1. Introduction to Silvaco.
- 2. Develop the structure of a SOI n-type MOSFET at 45 nm technology node with the specifications given in Fig. 01.




Fig. 01

- 3. Plot the transfer and output characteristics of the MOSFET developed in Experiment 02 and extract the threshold voltage, on current and leakage current at a drain voltage of 0.1~V. (V<sub>GS</sub> is varied from 0 to 1~V)
- 4. Develop the structure of a SOI n-type Double Gate FET with a gate length of 22 nm with the specifications given in Fig. 02.

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY MIZORAM




Fig. 02

- 5. Plot the transfer and output characteristics of the MOSFET developed in Experiment 04 and extract the threshold voltage, on current, leakage current,  $I_{on}/I_{off}$  current ratio and Subthreshold Swing at a drain voltage of 0.1 V. (V<sub>GS</sub> is varied from 0 to 1 V)
- 6. Develop the structure of a SOI n-type Tri-gate FinFET at 14 nm technology node with the specifications given in Fig. 03.

## DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY MIZORAM




Fig. 03

- 7. Plot the transfer and output characteristics of the MOSFET developed in Experiment 06 and extract the threshold voltage, on current, leakage current, I<sub>on</sub>/I<sub>off</sub> current ratio, Subthreshold Swing and DIBL by considering a drain voltage of 0.1 V and 1.0 V. (V<sub>GS</sub> is varied from 0 to 1 V)
- 8. Develop and analyze the above structures in p-channel.