
DATE: NOV 2008

Introduction


The program VDmostool creates a board level mosfet model from datasheet, which can only be used in LTspice. This is because it makes use of a new mosfet model called VDMOS and is only available in LTspice. This device replaces the subcircuit models, which you can find on the vendors websites. These subcircuit models can work but often they don't and if they do work the simulation runs too slow to make it use full. The VDmos model in LTspice is not a subcircuit but a new built in device model that uses a model statement. The has some more improvements which makes the simulation run much faster however, VDmos models for LTspice are not available and therefore the need of a tool came to make the models yourself right from the datasheet.

DC characteristics



When the program is started the tab DC characteristics is shown. All the textboxes are already filled in as an example. The values correspond to the 20N60C3 mosfet from Infineon.

General electrical characteristics



The first important parameter of a mosfet we need from the datasheet is the Rdson. This comes always with a test condition like the Drain current, temperature and gate source voltage. What we need is the typical Rdson at 25 degree C fully turned on, in many cases that's at 10V gate source voltage. Datasheet of the the example fet 20N60C3 shows:

Drain-source on-state resistance
$$R_{DS(on)}$$
 $V_{GS}=10V$, $I_{D}=13.1A$ $I_{D}=13.1$


The second set of values is the gate threshold voltage Vgs(th) and the internal gate resistance Rg. Look for typical values at 25C.

The Rg parameter is not always specified but Infineon and recently ST does:

Internal gate resistance Rg

Gate plateau voltage

If you happen to have a mosfet where the internal gate resistance is not specified you could click on the question mark button and a window pops up. In this window you are asked to enter switching times and gate charges at certain test conditions. This little window is trying to guesstimate the gate resistance. This method is not very accurate but it is better then using zero or a user a wild guess.



This tool calculates an internal gate resistance when you hit the OK button. In this example it calculates 2.2 Ohm while the spec mentions 0.54 Ohm. When 10V is used for the gate driver voltage it calculates 0.52 Ohm. It could be a typo in the datasheet for the driver voltage.


 $V_{(plateau)}$

 V_{GS} =0 to 10V


V_{DD}=480V, I_D=20.7A

5.5

Transfer and output characteristics



The next step in the DC modeling process is to model the transfer characteristics of the mosfet. What is meant by this is the drain current vs the gate source voltage in saturated region. The saturated region of a mosfet is the part of the output characteristics were the fet behaves like a current source (practically no change in Id when Vds is changed). The output and transfer characteristics are very related to each other.




The tool requires two value pairs from the transfer characteristics. The first value pair is preferably the gate source plateau voltage and the test current from the gate charge characteristics, which are in this case 20.7A and a gate plateau voltage reading of 5.5V. The second value pair must be chosen at a higher gate voltage. In the example 7.5V and

70A is used, but 6V and 31A could be used too. The Vds test value is the drain source voltage test condition mentioned in the Transfer characteristics. The example mosfet shows that this voltage is a function of the Rdson and drain current. Using 50V makes sure that the fet is always in the saturated region and the output characteristics of the example fet shows that this mosfet has no significant change in drain current as function of Vds in the saturated region so 25V could be used too. Finally but not mandatory is the value entering field for the Output characteristics. You are asked to type in the Vds range (0 is always the starting point). This is used for the test circuits under the menu item "file-> save test circuits", which the program generates, not for making the model.


12 Typ. gate charge

 $V_{GS} = f (Q_{Gate})$

parameter: ID = 20.7 A pulsed



Body diode DC forward characteristics




Here you are required to enter three value pairs for the source to drain voltage and source to drain current. The solver for the body diode model is most accurate if the first two value pairs are decades lower then the last value pair. This could be a hard job to read the forward characteristics from the datasheet so you might want to measure it with a simple power supply and two multi meters.

13 Forward characteristics of body diode

$$I_{\mathsf{F}} = f(\mathsf{V}_{\mathsf{SD}})$$

parameter: T_j , t_p = 10 μ s




Matching performance

This relaxes the matching of the second	This setting allows the solver to change		
value pair of the transfer graph	Vto to have both value pairs matched.		
Matching performance LAMBDA 0.001 (Lipidate) ✓ Force Rdson matching ✓ Don't change Vto Vgs 5.5 Transfer: Vds Ids Vgs=5.5 Id=20.693 Vgs=7.5 Id=65.315 10 19.92 Rdson=0.16015 25 20.21	Matching performance LAMBDA 0.001		

The purpose of this part of the tool is to give the user a preview of how well the model performs regarding the transfer and output characteristics. Since the VDmos model uses the level-1 DC equations (and is implemented in the program to solve the drain current as function of Vgs and Vds), it is very likely that not all entered datasheet values are matched. You can play here with the LAMBDA parameter and solver checkboxes to get a satisfied matching of the datasheet. Things that should match is at least the Rdson and the first value pair of the transfer characteristics (The 5.5V and 20.7A) and finally the Vto should be close to the datasheet Vgs(th) value. The rest is nice to have because 10% matching error is very normal for the level-1 model.

AC characteristics



The user is asked here to enter values from the typical capacitance plot at three different drain source voltages. At Vds = 0V the output and reverse (miller) capacitance are needed. You can try to read the datasheet graph. If it's too hard to read you can try a workbench measurement for the Coss. For such high power fets a simple capacitance meter can measure this. Short the gate to the source and measure the drain source capacitance. The Crss is not so easy to measure. You need to somehow measure the HF current from the gate to source with a known HF small signal voltage on the drain source and then calculate the Crss from vds and igs. You could still try to read it from the datasheet graph once you know what the Coss is and the Coss is always higher then Crss.

The second set of capacitance values (25V or 10V) can easily be found in the datasheet table:

Input capacitance	C _{iss}	V _{GS} =0V, V _{DS} =25V,	-	2400	-	рF
Output capacitance	Coss	f=1MHz	-	780	-	
Reverse transfer capacitance	C _{rss}		-	50	-	

The third and last set of capacitance values is not very critical. It is meant to be the readings from the capacitance graph at the highest Vds.

The gate charge test conditions are also found in the table on the datasheet at the parameter Gate Plateau Voltage:


Gate Charge Characteristics

Gate to source charge	Q_{gs}	V _{DD} =480V, I _D =20.7A	-	11	-	nC
Gate to drain charge	Q_{gd}		-	33	-	
Gate charge total	Qg	V _{DD} =480V, I _D =20.7A,	-	87	114	
		V _{GS} =0 to 10V				
Gate plateau voltage	V _(plateau)	V _{DD} =480V, I _D =20.7A	-	5.5	-	٧


These values are used for the test circuits under the menu item "file-> save test circuits", not for making the model. If you like you can omit them or what ever.

Test circuits for LTspice


Once you have finished putting in all the datasheet values and you have successfully created a model line you can check the performance of the mosfet in LTspice by saving the test circuits under the menu item file->save testcircuits.



Now open LTspice and open one of the circuits you want to simulate. Here a screen shot of all the circuits at once.



VDmos model



LEVEL 1 Model Equations

Cuttoff region: Vgs<Vto

Ids=0

Linear Region: Vds<Vgs-Vto

Ids=KP* W/L * (1+LAMBDA*Vds)*(Vgs-Vto-Vds/2)*Vds

Saturation Region: Vds>Vgs-Vto

Ids=KP/2 * W/L * (1+LAMBDA*Vds)*(Vgs-Vto)^2

Nonlinear Gate Drain capacitor

For Vgd<0:

$$Cgd = \left(\frac{\frac{Cgd \min}{\pi/2} + Cgd \max}{1 + \pi/2} - \frac{Cgd \min}{\pi/2}\right) * a \tan(A*Vgd) + \frac{Cgd \min + Cgd \max*\pi/2}{1 + \pi/2}$$

For Vgd>0

$$Cgd = \left(Cgd \max - \frac{Cdg \min + Cgd \max^* \pi/2}{1 + \pi/2}\right)^* \tanh(A^*Vgd) + \frac{Cgd \min + Cgd \max^* \pi/2}{1 + \pi/2}$$

Nonlinear Drain Source capacitor

$$Cds = Cjo * \left(1 + \frac{Vsd}{Vj}\right)^{-m}$$

Body diode

$$Vsd = Isd * Rb + N\frac{kT}{q} \ln \left(\frac{Isd}{Is} + 1 \right)$$

VDmos model parameters solved by the tool:

DC model parameters		AC model parameters		
Mosfet DC	Body diode DC	Nonlinear Cgd	Nonlinear Cds	Gate source
level 1	parameters		(Body diode)	capacitor
KP	Rb	Cgdmin	Cjo	Cgs
Vto	N	Cgdmax	m	
LAMBDA	Is	A	Vj	
Rs			TT	
Rd				
Rg				