



```
abo
                    FlipFlopT.vhd
1
     --Archivo FlipFlopT.vhd
  2
    L--Sergio Noriega 2020
  3
  4
      library ieee;
  5
     use ieee.std_logic_1164.all;
  6
     ⊟entity FlipFlopT is
 7
  8
 9
         Port ( T, CLK, RST : in std logic;
     Q, nQ
 10
                               : out std logic
 11
 12
 13
      end FlipFlopT;
 14
     □architecture Comportamiento of FlipFlopT is
15
 16
      signal salidaQ, salidanQ : std logic;
 17
 18
 19
     begin
 20
         FFT: process (T, CLK, RST)
 21
     22
                 begin
                   if (RST = '1') then
 23
     salidaQ <= '0';
 24
                    elsif (CLK'EVENT AND CLK = '0') then
 25
     if (T='1') then salidaQ <= NOT salidaQ;
 26
     27
                    end if;
 28
                   end if;
 29
                       end process;
 30
31
         salidanQ <= NOT salidaQ;</pre>
 32
         Q <= salidaQ;
 33
         nQ <= salidanQ;
 34
35
      end Comportamiento;
 36
 37
```