

Assembly Language and Addressing Mode of the 8051 Microcontrollers

Instructor

Prof. Zhizheng Wu

吴智政

School of Mechatronic Engineering and Automation



OUTLINE

Introduction to Assembly Language

 Address the 8051 microcontroller onchip memory

 Address the 8051 microcontroller external memory




INTRODUCTION TO ASSEMBLY LANGUAGE

Structure of assembly language

- In the early days of the computer, programmers coded in machine language, consisting of 0s and 1s
 - Tedious, slow and prone to error
- Assembly languages, which provided mnemonics for the machine code instructions, plus other features, were developed
 - An Assembly language program consist of a series of lines of Assembly language instructions
 - Assembly language is referred to as a low level language. It deals directly with the internal structure of the CPU
- High level language, i.e. C++, C, Java, ...



- Assembly Language Syntax
 - Syntax = format/rule
 - [label:] mnemonic [operands] [;comment]
 - Items in square brackets are optional





- Mnemonic/Operation Code (Opcode)
 - Program = a set of instructions
 - All computers work according to the program
 - All instructions contain a "verb" called mnemonic/operation code, which tells the computer what to do
 - e.g. MOV R0, #12h "MOV" is the opcode



Operand

- Apart from Opcode, an instruction also includes object to act on.
- The object is called an operand.
- Operand is optional. Instructions can have one, two or no operands.
- e.g. MOV **R0**, #12h --- R0 and #12h are two operands INC A --- A is the only one operand NOP --- no operand follows



- Binary nature of machine instruction
 - Unlike human, computers do not know verbal instructions; they only know 0s and 1s
 - Binary data: program should be in a stream of 0s and 1s
 - It is also called "Machine Language"
 - For convenient purpose, machine instructions are usually expressed in hexadecimal (i.e. base-16) format, called machine codes.

e.g. Mnemonic: ADD A, #10H

Equivalent Machine codes: 24h 10h (hexadecimal)



How 8051 Interprets Binary Data

- Machine instructions can be 3 bytes (24 bits), 2 bytes (16 bits)
 or 1 byte (8 bits) long
- The 1st byte (8 bits) is the operation code (opcode)
- The remaining byte(s) is/are the supplement data for the operation code
- 1-byte instruction: Contain the opcode only. Actions do not need supplement data.

e.g.	Mnemonic	Equivalent Machine codes		
	NOP	00h	(hexadecimal)	
	ADD A, R0	28h		
	INC A	04h		



• How 8051 Interprets Binary Data

• 2-byte instruction: The 1st byte is the opcode. The 2nd byte may be either an immediate data (a number) or the low-order byte of an address

e.g.	Mnemonic	Equivalent Machine codes		
	ADD A, #30h	24h 30h		
	ADD A, 30h	25h 30h		

◆ 3-byte instruction: The 1st byte is the opcode. The 2nd and the 3rd byte are the low-order byte and the high-order byte of an 16-bit memory address

e.g.	Mnemonic	Equivalent Machine codes		
	LJMP #0130h	02h 30h 01h		



Pseudo-instructions/Directives

Beside mnemonics, directives are used to define variables and memory locations where the machine codes are stored. These directives are interpreted by assembler during the conversion of the assembly language program into machine codes.

- ORG (origin)

Indicates the beginning of the address of the instructions. The number that comes after ORG can be either hex or decimal.

Eg. ORG 0030H

- END

Indicates to the assembler the end of the source assembly instructions.

10



Pseudo-instructions/Directives

- EQU (equate)

Used to define a constant without occupying a memory location. It does not set aside storage for a data item but associates a constant value with a data label so that when the label appears in the program. Its constant value will be substituted for the label.

COUNT EQU 25H

- DB (define byte)

Used to define 8-bit data and store them in assigned memory locations. Define data can be in decimal, binary, hex, or ASCII formats.


MYDATA

DB 23H

ASCIICODE: DB "APPLE"



 Assembling and Running an 8051 Program





- Assembly Program runs following the program counter (PC)
 - The program counter points to the address of the next instruction to be executed
 - As the CPU fetches the opcode from the program ROM, the program counter is increasing to point to the next instruction
 - The program counter is 16 bits wide
 - This means that it can access program addresses 0000 to FFFFH, a total of 64K bytes of code



- All 8051 members start at memory address 0000 when they're powered up
 - Program Counter has the value of 0000
 - The first opcode is burned into ROM address 0000H, since this is where the 8051 looks for the first instruction when it is booted
 - We achieve this by the ORG statement in the source program



Examine the list file and how the code is placed in ROM

	0000		ORG 0H	start (origin) at 0
2	0000	7D25	MOV R5,#25H	;load 25H into R5
3	0002	7F34	MOV R7,#34H	;load 34H into R7
4	0004	7400	MOV A,#0	;load 0 into A
5	0006	2D	ADD A,R5	;add contents of R5 to A
				; now $A = A + R5$
6	0007	2F	ADD A,R7	;add contents of R7 to A
				; now $A = A + R7$
7	8000	2412	ADD A,#12H	;add to A value 12H
				; now $A = A + 12H$
8	000A	80EF	HERE: SJMP HERE	stay in this loop;
9	000C		END	;end of asm source file

ROM Address	Machine Language	Assembly Language
0000	7D25	MOV R5, #25H
0002	7F34	MOV R7, #34H
0004	7400	MOV A, #0
0006	2D	ADD A, R5
0007	2F	ADD A, R7
0008	2412	ADD A, #12H
000A	80EF	HERE: SJMP HERE



- The program status word (PSW) register, also referred to as the *flag* register, is an 8 bit register
 - Only 6 bits are used
 - These four are CY (carry), AC (auxiliary carry), P (parity), and OV (overflow)
 - They are called conditional flags, meaning that they indicate some conditions that resulted after an instruction was executed
 - The PSW3 and PSW4 are designed as RS0 and RS1, and are used to change the bank
 - The two unused bits are user-definable



	СУ	AÇ	F0	RS1	RS0	OV		Р	
CY	PSW	7.7	Carry fl	ag.		А сап	y from	D3 to 1	D4
AC	PSW	\	Auxilia		flag.	Сагту	out fro	m the d	l7 bit
	PSW	V.5 .	Availab	le to th	e user	for gene	ral purp	ose	
RS	PSV	V.4	Registe	r Bank	selecto	r bit 1.			
RS	PSV	V.3	Registe	r Bank	selecto	r bit 0.			
QV	PSV	V.2	Overflo	w flag.		Reflect 1	the nur	pher of	1.0
<i>/</i>	PSW	V.1	User de	finable	1	in regist		1001 01	12
P	PSW	V.0	Parity f	lag. Set	/cleare	d by hai	rdware	each	
			instruction cycle to indicate an odd/even						
	number of 1 bits in the accumulator.								

RS1	RS0	Register Bank	Address
0	0	0	00H - 07H
0	1	1	08H – 0FH
1	0	2	10H – 17H
1	1	3	18H – 1FH



Instructions that affect flag bits

Instruction	CY	ov	AC
ADD	Χ	Χ	Χ
ADDC	Χ	Χ	Χ
SUBB	Χ	Χ	Χ
MUL	0	Χ	
DIV	0	Χ	
DA	Х		
RPC	Χ		
PLC	Х		
SETB C	1		
CLR C	0		
CPL C	Х		
ANL C, bit	Х		
ANL C, /bit	Х		
ORL C, bit	Х		
ORL C, /bit	Х		
MOV C, bit	Х		
CJNE	Х		



The flag bits affected by the ADD instruction are CY, P, AC, and OV

Example 2-2

Show the status of the CY, AC and P flag after the addition of 38H and 2FH in the following instructions.

```
MOV A, #38H
```

ADD A, #2FH ;after the addition A=67H, CY=0

Solution:

67 01100111


CY = 0 since there is no carry beyond the D7 bit

AC = 1 since there is a carry from the D3 to the D4 bi

P = 1 since the accumulator has an odd number of 1s (it has five 1s)



- Memory mapping in 8051
 - ➤ ROM memory map in 8051 family





RAM memory space allocation in the 8051

7FH	
	Scratch pad RAM
30H	
2FH	Bit-Addressable RAM
20H	
1FH	Register Bank 3
18H	register Bank 5
17H	Register Bank 2
10H	8
0FH	Register Bank 1
08H	
07H	Register Bank 0
00H	register Dank o



Program Counter (PC)

- PC is a 16-bit register
- **PC** is the only register that does not have an internal address
- Holds the address of the memory location to fetch the program instruction
- Program ROM may be on the chip at addresses 0000H to 0FFFH (4Kbytes), external to the chip for addresses that exceed 0FFFH
- Program ROM may be totally external for all addresses from 0000H to FFFFH
- PC is automatically incremented (+1) after every instruction byte is fetched



- Data Pointer (DPTR)
- DPTR is a 16-bit register
- **DPTR** is made up of two 8-bit registers: **DPH** and **DPL**
- DPTR holds the memory addresses for internal and external code access and external data access

```
(eg. MOVC A, @A+DPTR; MOVX A, @DPTR; MOVX @DPTR, A)
```

- DPTR is under the control of program instructions and can be specified by its 16-bit name, or by each individual byte name, DPH and DPL
- DPTR does not have a single internal address; DPH and DPL are each assigned an address (83H and 82H)




Stack and Stack Pointer (SP)

- SP is a 8-bit register used to hold an internal RAM address that is called the "top of the stack"
- Stack refers to an area of internal RAM that is used in conjunction with certain opcodes to store and retrieve data quickly
- SP holds the internal RAM address where the last byte of data was stored by a stack operation
- When data is to be placed on the stack, the SP increments before storing data on the stack so that the stack grows up as data is stored
- As data is retrieved from the stack, the byte is read from the stack, and then the SP decrements to point to the next available byte of stored data
- SP = 07H after reset



Stack Operation






Example 1

Show the stack and stack pointer for the following code.

Assume the default stack area.

```
MOV R6, #25H
MOV R1, #12H
MOV R4, #0F3H
PUSH 6
PUSH 1
PUSH 4
```






• Example 2

Examine the stack, show the contents of the registers and **SP** after execution of the following instruction. All values are in hex.

POP 3; POP stack into R3 POP 5; POP stack into R5 POP 2; POP stack into R2






Example 3

Show the stack and stack pointer for the following.

```
MOV SP, #5FH
MOV R2, #25H
MOV R1, #12H
MOV R4, #0F3H
PUSH 2
PUSH 1
PUSH 4
```





Addressing Modes

- ➤ Immediate addressing
- ➤ Register addressing
- ➤ Direct addressing
- ➤ Register Indirect addressing
- ➤ Indexed addressing
- ➤ Relative addressing
- ➤ Absolute addressing
- ➤ Long addressing
- ➤ Bit addressing



Immediate Addressing Mode

MOV A, #65H


MOV R6, #65H

MOV DPTR, #2343H

MOV P1, #65H



Register Addressing Mode





Direct Addressing Mode

Although the entire of 128 bytes of RAM can be accessed using direct addressing mode, it is most often used to access RAM loc. 30 – 7FH.

```
MOV R0, 40H

MOV 56H, A

MOV A, 4 ; \equiv MOV A, R4

MOV 6, 2 ; copy R2 to R6

; MOV R6, R2 is invalid!
```

- Contrast this with immediate addressing mode
 - ✓ There is no "#" sign in the operand



Some Examples

```
MOV A, #72H ; A=72H
MOV R4, #62H ; R4=62H
```

MOV B, 0F9H ; B=the content of F9'th byte of RAM

```
MOV DPTR, #7634H
MOV DPL, #34H
MOV DPH, #76H
```

MOV P1, A ; mov A to port 1

Note 1:

 $MOV A, #72H \neq MOVA, 72H$

After instruction "MOV A, 72H" the content of 72th byte of RAM will replace in Accumulator.

Note 2:

 $MOV A, R3 \equiv MOV A, 3$



Direct Addressing Mode

Tonly direct addressing mode is allowed for pushing or popping the stack

```
PUSH A is invalid
```

✓ Pushing the accumulator A onto the stack must be coded as PUSH 0E0H

Example:

```
PUSH 05; push R5 onto stack

PUSH 0E0H; push register A onto stack

POP 0F0H; pop top of stack into B; now register B = register?

POP 02; pop top of stack into R2; now R2 = R6
```



- Register Indirect Addressing Mode
 - In this mode, register is used as a pointer to the data. In other word, the content of register R0 or R1 is sources or target in MOV, ADD and SUBB instructions.

```
MOV A, @Ri ; move content of RAM location where address is held by Ri into A (i=0 or 1)

MOV @R1, B
```

Only register R0 and R1 are used for this purpose



Indexed Addressing Mode

This mode is widely used in accessing data elements of look-up table entries located in the program (code) space ROM at the 8051

MOVC A,@A+DPTR (A,@A+PC)

A= content of address A +DPTR from ROM

Note:

Because the data elements are stored in the program (code) space ROM of the 8051, it uses the instruction MOVC instead of MOV. The "C" means code.



ADDRESS THE 8051 MOCROCONTROLLER ON-CHIP MEMORY

- Relative, Absolute, & Long Addressing
 - Tused only with jump and call instructions:

SJMP

ACALL

AJMP

LCALL

LJMP



ADDRESS THE 8051 MOCROCONTROLLER ON-CHIP MEMORY

Relative Addressing

- Relative address (offset) is an 8-bit signed value (-128 to 127) which is added to the program counter to form the address of the next instruction
- This detail is no concern to the user since the jump destinations are usually specified as labels and the assembler determines the relative offset
- Advantage of relative addressing: position independent codes



ADDRESS THE 8051 MOCROCONTROLLER ON-CHIP MEMORY

Absolute Addressing

- Absolute addressing is only used with ACALL and AJMP.
- The 11 least significant bits of the destination address comes from the opcode and the upper five bits are the current upper five bits in the program counter (PC).
- The destination is in the same 2K (2¹¹) bytes of the source.



ADDRESS THE 8051 MOCROCONTROLLER ON-CHIP MEMORY

Long Addressing

- LJMP instructions.
- These 3-byte instructions include a full 16-bit destination address as bytes 2 and 3.
- The full 64K code space is available.
- The instruction is long and position dependent.
- Example:

LJMP 8AF2H ; Jumps to memory location 8AF2H

Machine code: 02 F2 8A




ADDRESS THE 8051 MOCROCONTROLLER ON-CHIP MEMORY

- Bit Addressing
 - 8051 contains 210 bit-addressable locations.
 - 128 of these locations are at addresses 20H to 2FH and the rest are in the special function registers.

Instruction		Function
SETB	bit	Set the bit (bit=1)
CLR	bit	Clear the bit (bit =0)
CPL	bit	Complement the bit (bit = NOT bit)
JB	bit, target	Jump to target if bit=1 (jump if bit)
JNB	bit, target	Jump to target if bit=0 (jump if no bit)
JBC	bit, target	Jump to target if bit=1, clear bit (jump if bit, then clear)




Address Multiplexing for External Memory



Multiplexing the address (low-byte) and data bus






Funtion Table

Output	Ena	able	
control	G	D	Output
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q0
Н	X	Х	Z

Figure 3-14 74LS373 D Latch



Address Multiplexing for External Memory




Multiplexing the address (low-byte) and data bus



- Accessing external code memory: An 8031 microcontroller with no on-chip ROM is to be connected to an external 8KByte code ROM chip.
 - ➤ Need 13-bit address bus (why?)
 - The lower 8 bits on the address bus come from Port 0
 - ➤ Only bits 8-12 from Port 2 are used in the address bus upper bits
 - ➤ The PSEN pin is connected to the CE (chip enable) pin and OE (output enable) pin on the external ROM chip




Accessing External Code Memory



Accessing external code memory





Reading timing for external code memory




- Accessing external data memory: An 8051 microcontroller is to be connected to an 8KByte external data ROM chip. The data is to be addressed using the addresses 0000 – 1FFFH
 - ➤ The Output enable pin is connected to the Read pin (P3.7, pin 17) of the 8051 microcontroller
 - ➤ The CE pin is connected to a logical circuit that selects the data ROM chip only when the specified address is within the expected range of 0000 1FFF


		Address Bits															
		A 15	Al4	A13	A12	All	A10	A9	A8	A7	A6	A5	A4	A3	A2	Al	A0
	Ct	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Data	Start	0			0			0				0					
ROM Address		0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
	End		1			F			F				F				



Accessing external data memory









Reading timing for external data memory



Accessing external memory









- 8031 Interfacing both with ROM and RAM as
 - > A 16KByte data RAM chip to be used for data addresses starting at 0000.
 - ➤ A 16KByte data ROM chip to be used for data addresses starting at 8000, and
 - A 16KByte code ROM chip


Solution:

Since all the chips have 16K different addresses, 14-bit addresses need to be used

								Add	lress :	Bits							
ı		В	Α														
		A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
M.	Start	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ROM Iress	~~~~	0				0				0				0			
Data ROA Address	End	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Q '	End	3				F			F			F					
Μ.,	Start	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ata RAM Address	Start	8				0				0				0			
Data Add	End	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Q ,	End		E	3		F				F				F			



• The 74LS138 is a 3-to-8 decoder which enables one of eight outputs Y0 to Y7 (only Y0 to Y3 are shown in the figure) based on the values of the A, B, and C. In the figure below, C is fixed at 0 since its pin is connected to ground. Therefore, different values of A and B lead to different outputs at the pins Y0 to Y7.



The truth table for a 3-to-8 decoder




• The 74LS138 3-to-8 decoder

	Inputs			Outputs								
Α	В	С	YO	Υ1	Y2	У3	Y4	γ5	У6	Y7		
0	0	0	1	0	0	0	0	0	0	0		
0	0	1	0	1	0	0	0	0	0	0		
0	1	0	0	0	1	0	0	0	0	0		
0	1	1	0	0	0	1	0	0	0	0		
1	0	0	0	0	0	0	1	0	0	0		
1	0	1	0	0	0	0	0	1	0	0		
1	1	0	0	0	0	0	0	0	1	0		
1	1	1	0	0	0	0	0	0	0	1		

The truth table for a 3-to-8 decoder





8031 interfacing external memory



x	2 ^x
10	1K
11	2K
12	4K
13	8K
14	16 K
15	32K
16	64 K
17	128K
18	256K
19	512K
20	1M
21 22	2M
22	4 M
23	8M
24	16M
24 25	32M
26 27	64M
27	128M

Table 3–1 Powers of 2



Example 5-7

Assuming that ROM space starting at 250H contains "America", write a program to transfer the bytes into RAM locations starting at 40H.

(a) This method uses a counter

ORG 0000

MOV DPTR, #MYDATA

MOV R0, #40H

MOV R2, #7

Back: CLR A

MOVC A, @ A+DPTR

MOV @R0, A

INC DPTR

INC_{R0}

DJNZ R2, BACK

HERE: SJMP HERE

ORG 250

MYDATA: DB "AMERICA"

END

; Load ROM pointer

; Load RAM pointer

; Load counter

; A=0

; Move data from code space

; Save it in RAM

; Increment from pointer

; Increment from pointer

; Loop until counter = 0