```
* @file arch arm32.h
* @brief defines important arm macros and provides hardware interface functions
* this file contains an endianness lookup function for ARM, as well
* as relevent memory locations in ARM to allow this
* @author Seth Miers and Jake Cazden
* @date February 11, 2017
*/
#ifndef ARCH ARM32 H
#define ARCH ARM32 H
/* Type definitions needed for function prototypes */
#include <stdint.h>
#define SCB ADDRESS (0xE0000000)
#define AIRCR ADDRESS OFFSET (0xED0C)
#define __AIRCR (__SCB_ADDRESS & AIRCR ADDRESS OFFSET)
#define AIRCR ENDIANNESS OFFSET (15)
#define AIRCR ENDIANNESS MASK (0x0080)
 @brief function to get the endianness of a processor
* This function uses the defines in this file
* to directly dereference the processors memory
* in order to figure out the endianess of a processor
* TODO change uint32 t to a smaller usable type
 @return uint32 t the endianness of the processor
      0 for little endian
      1 for big endian
uint32 t ARM32 AIRCR get endianness setting();
#endif/* ARCH ARM32_H__
* @file core cm0plus.h
* @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
* @version V3.30
         24. February 2014
* @date
 @note
********************************
/* Copyright (c) 2009 - 2014 ARM LIMITED
 All rights reserved.
 Redistribution and use in source and binary forms, with or without
```

modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#if defined (ICCARM) #pragma system include /* treat file as system include file for MISRA check */ #endif #ifndef CORE CM0PLUS H GENERIC #define CORE CM0PLUS H GENERIC #ifdef cplusplus extern "C" { #endif /** \page CMSIS MISRA Exceptions MISRA-C:2004 Compliance Exceptions CMSIS violates the following MISRA-C:2004 rules: \li Required Rule 8.5, object/function definition in header file.
 Function definitions in header files are used to allow 'inlining'. \li Required Rule 18.4, declaration of union type or object of union type: '\{...\}'.<br Unions are used for effective representation of core registers. \li Advisory Rule 19.7, Function-like macro defined. <br Function-like macros are used to allow more efficient code.

```
/** \ingroup Cortex-M0+
/* CMSIS CM0P definitions */
#define CM0PLUS CMSIS VERSION MAIN (0x03)
                                                                /*!< [31:16] CMSIS HAL main
version */
#define CM0PLUS CMSIS VERSION SUB (0x20)
                                                               /*!<[15:0] CMSIS HAL sub
version */
#define CMOPLUS CMSIS VERSION (( CMOPLUS CMSIS VERSION MAIN << 16) | \
                    CM0PLUS CMSIS VERSION SUB) /*!< CMSIS HAL version number
                                                                                            */
#define __CORTEX M
                                                                               */
                            (0x00)
                                                    /*!< Cortex-M Core
#if defined ( CC ARM)
 #define ASM
                                             /*!< asm keyword for ARM Compiler
                                                                                  */
               asm
 #define INLINE inline
                                              /*!< inline keyword for ARM Compiler
                                                                                   */
 #define STATIC INLINE static inline
#elif defined ( GNUC )
 #define ASM
                                             /*!< asm keyword for GNU Compiler
                                                                                  */
                    asm
 #define __INLINE
                                             /*!< inline keyword for GNU Compiler
                                                                                  */
                     inline
 #define STATIC INLINE static inline
#elif defined ( ICCARM )
 #define ASM
                                             /*!< asm keyword for IAR Compiler
                                                                                 */
                 asm
                                             /*!< inline keyword for IAR Compiler. Only available in
 #define INLINE
                     inline
High optimization mode! */
 #define STATIC INLINE static inline
#elif defined ( TMS470 )
 #define ASM
                                             /*!< asm keyword for TI CCS Compiler
                                                                                  */
#define STATIC INLINE static inline
#elif defined ( TASKING )
 #define ASM
                                             /*!< asm keyword for TASKING Compiler
                                                                                     */
 #define __INLINE
                                             /*!< inline keyword for TASKING Compiler
                     inline
 #define __STATIC_INLINE static inline
#elif defined ( __CSMC__ ) /* Cosmic */
 #define __packed
 #define ASM
                                            /*!< asm keyword for COSMIC Compiler
                    asm
                                            /*use -pc99 on compile line !< inline keyword for
 #define INLINE
                     inline
COSMIC Compiler */
 #define STATIC INLINE static inline
#endif
/** FPU USED indicates whether an FPU is used or not. This core does not support an FPU at all
#define FPU USED
                      0
```

```
#if defined ( CC ARM)
 #if defined TARGET FPU VFP
  #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 #endif
#elif defined ( GNUC )
 #if defined ( VFP FP ) &&!defined( SOFTFP )
  #warning "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
 #endif
#elif defined ( ICCARM )
 #if defined __ARMVFP
  #warning "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
 #endif
#elif defined ( TMS470 )
 #if defined __TI__VFP \overline{SUPPORT}
  #warning "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
 #endif
#elif defined ( TASKING )
 #if defined FPU VFP
  #error "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
 #endif
#elif defined ( CSMC ) /* Cosmic */
 #if ( CSMC & 0x400) // FPU present for parser
  #error "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
 #endif
#endif
                            /* standard types definitions
#include <stdint.h>
                               /* Core Instruction Access
#include <core cmInstr.h>
#include <core cmFunc.h>
                                /* Core Function Access
#endif/* CORE CM0PLUS H GENERIC */
#ifndef CMSIS GENERIC
#ifndef CORE CM0PLUS H DEPENDANT
#define CORE CMOPLUS H DEPENDANT
/* check device defines and use defaults */
#if defined CHECK DEVICE DEFINES
 #ifndef CM0PLUS REV
  #define CM0PLUS REV
                                0x0000
  #warning " CM0PLUS REV not defined in device header file; using default!"
 #endif
 #ifndef MPU PRESENT
  #define MPU PRESENT
                                 0
```

```
#warning " MPU PRESENT not defined in device header file; using default!"
 #endif
 #ifndef VTOR PRESENT
  #define VTOR PRESENT
  #warning " VTOR PRESENT not defined in device header file; using default!"
 #endif
 #ifndef NVIC PRIO BITS
  #define NVIC PRIO BITS
 #warning " NVIC PRIO BITS not defined in device header file; using default!"
 #endif
 #ifndef Vendor SysTickConfig
  #define Vendor SysTickConfig 0
  #warning " Vendor SysTickConfig not defined in device header file; using default!"
 #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
  \defgroup CMSIS glob defs CMSIS Global Defines
  <strong>IO Type Qualifiers</strong> are used
  \li to specify the access to peripheral variables.
  \li for automatic generation of peripheral register debug information.
#ifdef cplusplus
 #define I volatile
                                                                   */
                           /*!< Defines 'read only' permissions
#else
 #define I
              volatile const
                           /*!< Defines 'read only' permissions
                                                                     */
#endif
                            /*!< Defines 'write only' permissions
                                                                    */
#define
          0
               volatile
                            /*!< Defines 'read / write' permissions
#define
         IO
              volatile
                                                                    */
/*(a) end of group Cortex-M0+ */
/*********************************
          Register Abstraction
 Core Register contain:
 - Core Register
 - Core NVIC Register
 - Core SCB Register
 - Core SysTick Register
 - Core MPU Register
/** \defgroup CMSIS core register Defines and Type Definitions
  \brief Type definitions and defines for Cortex-M processor based devices.
*/
```

```
/** \ingroup CMSIS core register
  \defgroup CMSIS CORE Status and Control Registers
  \brief Core Register type definitions.
 @{
*/
/** \brief Union type to access the Application Program Status Register (APSR).
typedef union
 struct
#if ( CORTEX M != 0x04)
  uint32 t reserved0:27;
                                                                          */
                                 /*!< bit: 0..26 Reserved
#else
  uint32 t reserved0:16;
                                 /*!< bit: 0..15 Reserved
                                                                          */
                              /*! < bit: 16..19 Greater than or Equal flags
  uint32 t GE:4;
  uint32_t reserved1:7;
                                 /*!< bit: 20..26 Reserved
                                                                          */
#endif
                                        27 Saturation condition flag
  uint32_t Q:1;
                             /*!< bit:
                                        28 Overflow condition code flag
  uint32 t V:1;
                             /*!< bit:
                             /*! < bit: 29 Carry condition code flag
  uint32 t C:1;
                                                                           */
                                        30 Zero condition code flag
  uint32 t Z:1;
                             /*!< bit:
                             /*! < bit: 31 Negative condition code flag
  uint32 t N:1;
                                                                            */
                         /*!< Structure used for bit access
 } b;
 uint32 tw;
                             /*!< Type
                                          used for word access
                                                                         */
} APSR Type;
/** \brief Union type to access the Interrupt Program Status Register (IPSR).
typedef union
 struct
                                                                          */
  uint32 t ISR:9;
                              /*! < bit: 0.. 8 Exception number
                                 /*!< bit: 9..31 Reserved
                                                                          */
  uint32 t reserved0:23;
                                                                     */
                          /*!< Structure used for bit access
 } b;
 uint32 tw;
                             /*!< Type
                                          used for word access
} IPSR Type;
/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
*/
typedef union
 struct
                                                                          */
  uint32 t ISR:9;
                              /*!< bit: 0.. 8 Exception number
#if ( CORTEX M != 0x04)
  uint32 t reserved0:15;
                                 /*!< bit: 9..23 Reserved
                                                                          */
#else
```

```
uint32 t reserved0:7;
                                 /*!< bit: 9..15 Reserved
  uint32 t GE:4;
                              /*! < bit: 16..19 Greater than or Equal flags
                                 /*!< bit: 20..23 Reserved
                                                                          */
  uint32 t reserved1:4;
#endif
  uint32 t T:1;
                                        24 Thumb bit
                             /*!< bit:
                                                           (read 0)
  uint32 t IT:2;
                             /*! < bit: 25..26 saved IT state (read 0)
                                        27 Saturation condition flag
  uint32 t Q:1;
                             /*!< bit:
                                                                          */
                                        28 Overflow condition code flag
                             /*!< bit:
  uint32 t V:1;
                                        29 Carry condition code flag
                                                                           */
  uint32 t C:1;
                             /*!< bit:
                                        30 Zero condition code flag
  uint32 t Z:1;
                             /*!< bit:
                                                                          */
                             /*!< bit:
                                        31 Negative condition code flag
  uint32 t N:1;
                          /*!< Structure used for bit access
 } b;
                                                                         */
                             /*!< Type
                                          used for word access
 uint32 tw;
} xPSR Type;
/** \brief Union type to access the Control Registers (CONTROL).
typedef union
 struct
 {
  uint32_t nPRIV:1;
                                /*!< bit:
                                           0 Execution privilege in Thread mode */
  uint32 t SPSEL:1;
                                /*!< bit:
                                            1 Stack to be used
  uint32 t FPCA:1;
                                /*!< bit:
                                           2 FP extension active flag
                                                                            */
                                                                          */
  uint32 t reserved0:29;
                                 /*!< bit: 3..31 Reserved
                          /*!< Structure used for bit access
 } b;
                             /*!< Type
                                          used for word access
 uint32 tw;
} CONTROL Type;
/*@} end of group CMSIS CORE */
/** \ingroup CMSIS core register
  \defgroup CMSIS NVIC Nested Vectored Interrupt Controller (NVIC)
           Type definitions for the NVIC Registers
  \brief
 (a)
*/
/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
*/
typedef struct
   IO uint32 t ISER[1];
                                  /*! < Offset: 0x000 (R/W) Interrupt Set Enable Register
                                                                                               */
    uint32 t RESERVED0[31];
                                                                                                 */
   IO uint32 t ICER[1];
                                  /*! < Offset: 0x080 (R/W) Interrupt Clear Enable Register
    uint32 t RSERVED1[31];
  IO uint32 t ISPR[1];
                                  /*! < Offset: 0x100 (R/W) Interrupt Set Pending Register
                                                                                                */
    uint32 t RESERVED2[31];
                                  /*! < Offset: 0x180 (R/W) Interrupt Clear Pending Register
                                                                                                 */
   IO uint32 t ICPR[1];
    uint32 t RESERVED3[31];
    uint32 t RESERVED4[64];
```

```
IO uint32 t IP[8];
                             /*! < Offset: 0x300 (R/W) Interrupt Priority Register
} NVIC Type;
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS core register
  \defgroup CMSIS SCB System Control Block (SCB)
         Type definitions for the System Control Block Registers
 (a)
*/
/** \brief Structure type to access the System Control Block (SCB).
typedef struct
  I uint32 t CPUID;
                              /*! < Offset: 0x000 (R/) CPUID Base Register
                              /*! < Offset: 0x004 (R/W) Interrupt Control and State Register
                                                                                              */
  IO uint32 t ICSR;
#if ( VTOR PRESENT == 1)
  IO uint32 t VTOR;
                               /*! < Offset: 0x008 (R/W) Vector Table Offset Register
                                                                                              */
#else
   uint32 t RESERVED0;
#endif
                               /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register
   IO uint32 t AIRCR;
                             /*! < Offset: 0x010 (R/W) System Control Register
  IO uint32 t SCR;
   IO uint32 t CCR;
                              /*! < Offset: 0x014 (R/W) Configuration Control Register
                                                                                             */
   uint32 t RESERVED1;
   IO uint32 t SHP[2];
                              /*! < Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is
RESERVED */
   IO uint32 t SHCSR;
                               /*! < Offset: 0x024 (R/W) System Handler Control and State Register
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB CPUID IMPLEMENTER Pos
                                            24
                                                                       /*!< SCB CPUID:
IMPLEMENTER Position */
#define SCB CPUID IMPLEMENTER Msk
                                             (0xFFUL << SCB CPUID IMPLEMENTER Pos)
/*!< SCB CPUID: IMPLEMENTER Mask */
#define SCB CPUID VARIANT Pos
                                         20
                                                                    /*!< SCB CPUID: VARIANT
Position */
#define SCB CPUID VARIANT Msk
                                          (0xFUL << SCB CPUID VARIANT Pos)
                                                                                        /*!< SCB
CPUID: VARIANT Mask */
#define SCB CPUID ARCHITECTURE Pos
                                             16
                                                                        /*!< SCB CPUID:
ARCHITECTURE Position */
#define SCB CPUID ARCHITECTURE Msk
                                              (0xFUL << SCB CPUID_ARCHITECTURE_Pos)
/*!< SCB CPUID: ARCHITECTURE Mask */
#define SCB CPUID PARTNO Pos
                                                                  /*!< SCB CPUID: PARTNO
                                         4
Position */
```

#define SCB_CPUID_PARTNO_Msk CPUID: PARTNO Mask */	(0xFFFUL << SCB_CPUID	_PARTNO_Pos)	/*!< SCB
#define SCB_CPUID_REVISION_Pos	0 /*!< SCB CPUID: REVISION		
Position */ #define SCB_CPUID_REVISION_Msk CPUID: REVISION Mask */	(0xFUL << SCB_CPUID_R	EVISION_Pos)	/*!< SCB
/* SCB Interrupt Control State Register Defin	itions */		
#define SCB_ICSR_NMIPENDSET_Pos Position */	31	/*!< SCB ICSR: N	MIPENDSET
#define SCB_ICSR_NMIPENDSET_Msk ICSR: NMIPENDSET Mask */	(1UL << SCB_ICSR_NM	IPENDSET_Pos)	/*!< SCB
#define SCB_ICSR_PENDSVSET_Pos Position */	28	/*!< SCB ICSR: PE	NDSVSET
#define SCB_ICSR_PENDSVSET_Msk ICSR: PENDSVSET Mask */	(1UL << SCB_ICSR_PENI	OSVSET_Pos)	/*!< SCB
#define SCB_ICSR_PENDSVCLR_Pos Position */	27	/*!< SCB ICSR: PE	NDSVCLR
#define SCB_ICSR_PENDSVCLR_Msk ICSR: PENDSVCLR Mask */	(1UL << SCB_ICSR_PEN	DSVCLR_Pos)	/*!< SCB
#define SCB_ICSR_PENDSTSET_Pos Position */	26	/*!< SCB ICSR: PEN	NDSTSET
#define SCB_ICSR_PENDSTSET_Msk ICSR: PENDSTSET Mask */	(1UL << SCB_ICSR_PENI	OSTSET_Pos)	/*!< SCB
#define SCB_ICSR_PENDSTCLR_Pos	25	/*!< SCB ICSR: PE	NDSTCLR
Position */ #define SCB_ICSR_PENDSTCLR_Msk ICSR: PENDSTCLR Mask */	(1UL << SCB_ICSR_PENI	DSTCLR_Pos)	/*!< SCB
#define SCB_ICSR_ISRPREEMPT_Pos Position */	23	/*!< SCB ICSR: ISI	RPREEMPT
#define SCB_ICSR_ISRPREEMPT_Msk ICSR: ISRPREEMPT Mask */	(1UL << SCB_ICSR_ISRP	'REEMPT_Pos)	/*!< SCB
#define SCB_ICSR_ISRPENDING_Pos	22	/*!< SCB ICSR: ISF	RPENDING
Position */ #define SCB_ICSR_ISRPENDING_Msk ICSR: ISRPENDING Mask */	(1UL << SCB_ICSR_ISRP	ENDING_Pos)	/*!< SCB
#define SCB_ICSR_VECTPENDING_Pos	12	/*!< SCB ICSR:	
VECTPENDING Position */ #define SCB_ICSR_VECTPENDING_Msk SCB ICSR: VECTPENDING Mask */	(0x1FFUL << SCB_ICSF	R_VECTPENDING_P	os) /*!<
#define SCB_ICSR_VECTACTIVE_Pos Position */	0	/*!< SCB ICSR: VE	CCTACTIVE
#define SCB_ICSR_VECTACTIVE_Msk	(0x1FFUL << SCB_ICSR_	_VECTACTIVE_Pos)	/ *! <

```
SCB ICSR: VECTACTIVE Mask */
#if ( VTOR PRESENT == 1)
/* SCB Interrupt Control State Register Definitions */
#define SCB VTOR TBLOFF Pos
                                                            /*! < SCB VTOR: TBLOFF Position
*/
#define SCB VTOR TBLOFF Msk
                                     (0xFFFFFFUL << SCB VTOR TBLOFF Pos)
                                                                                /*!< SCB
VTOR: TBLOFF Mask */
#endif
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR VECTKEY Pos
                                                              /*!< SCB AIRCR: VECTKEY
Position */
#define SCB AIRCR VECTKEY_Msk
                                      (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
                                                                                  /*!<
SCB AIRCR: VECTKEY Mask */
#define SCB AIRCR VECTKEYSTAT Pos
                                        16
                                                                /*!< SCB AIRCR:
VECTKEYSTAT Position */
#define SCB AIRCR VECTKEYSTAT Msk
                                         (0xFFFFUL << SCB AIRCR VECTKEYSTAT Pos)
/*! < SCB AIRCR: VECTKEYSTAT Mask */
#define SCB AIRCR ENDIANESS Pos
                                      15
                                                              /*!< SCB AIRCR: ENDIANESS
Position */
#define SCB AIRCR ENDIANESS Msk
                                       (1UL << SCB AIRCR ENDIANESS Pos)
                                                                                 /*!< SCB
AIRCR: ENDIANESS Mask */
                                        2
#define SCB AIRCR SYSRESETREQ Pos
                                                               /*!< SCB AIRCR:
SYSRESETREQ Position */
#define SCB AIRCR SYSRESETREQ Msk
                                        (1UL << SCB AIRCR SYSRESETREQ Pos)
                                                                                    /*!<
SCB AIRCR: SYSRESETREQ Mask */
#define SCB AIRCR VECTCLRACTIVE Pos
                                          1
                                                                 /*!< SCB AIRCR:
VECTCLRACTIVE Position */
#define SCB AIRCR VECTCLRACTIVE Msk
                                          (1UL << SCB AIRCR VECTCLRACTIVE Pos)
/*!< SCB AIRCR: VECTCLRACTIVE Mask */
/* SCB System Control Register Definitions */
#define SCB SCR SEVONPEND Pos
                                      4
                                                             /*!< SCB SCR: SEVONPEND
Position */
#define SCB SCR SEVONPEND Msk
                                      (1UL << SCB SCR SEVONPEND Pos)
                                                                                /*!< SCB
SCR: SEVONPEND Mask */
#define SCB SCR SLEEPDEEP Pos
                                     2
                                                            /*!< SCB SCR: SLEEPDEEP
Position */
#define SCB SCR SLEEPDEEP Msk
                                     (1UL << SCB SCR SLEEPDEEP Pos)
                                                                              /*!< SCB
SCR: SLEEPDEEP Mask */
#define SCB SCR SLEEPONEXIT Pos
                                       1
                                                              /*!< SCB SCR: SLEEPONEXIT
Position */
#define SCB SCR SLEEPONEXIT Msk
                                       (1UL << SCB SCR SLEEPONEXIT Pos)
                                                                                 /*!< SCB
```

SCR: SLEEPONEXIT Mask */

```
/* SCB Configuration Control Register Definitions */
#define SCB CCR STKALIGN Pos
                                                                 /*!< SCB CCR: STKALIGN
Position */
#define SCB CCR STKALIGN Msk
                                        (1UL << SCB CCR STKALIGN Pos)
                                                                                   /*!< SCB
CCR: STKALIGN Mask */
#define SCB CCR UNALIGN TRP Pos
                                          3
                                                                   /*!< SCB CCR: UNALIGN TRP
Position */
                                          (1UL << SCB_CCR_UNALIGN_TRP_Pos)
#define SCB CCR UNALIGN TRP Msk
                                                                                        /*!<
SCB CCR: UNALIGN TRP Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR_SVCALLPENDED_Pos
                                             15
                                                                       /*!< SCB SHCSR:
SVCALLPENDED Position */
#define SCB SHCSR SVCALLPENDED Msk
                                             (1UL << SCB SHCSR SVCALLPENDED Pos)
/*!< SCB SHCSR: SVCALLPENDED Mask */
/*@} end of group CMSIS SCB */
/** \ingroup CMSIS core register
  \defgroup CMSIS SysTick
                           System Tick Timer (SysTick)
         Type definitions for the System Timer Registers.
  \brief
 @{
*/
/** \brief Structure type to access the System Timer (SysTick).
typedef struct
   IO uint32 t CTRL;
                             /*! < Offset: 0x000 (R/W) SysTick Control and Status Register */
  IO uint32 t LOAD;
                              /*!< Offset: 0x004 (R/W) SysTick Reload Value Register
                             /*! < Offset: 0x008 (R/W) SysTick Current Value Register
  IO uint32 t VAL;
                                                                                  */
                             /*! < Offset: 0x00C (R/) SysTick Calibration Register
  I uint32 t CALIB;
} SysTick Type;
/* SysTick Control / Status Register Definitions */
#define SysTick CTRL COUNTFLAG Pos
                                           16
                                                                    /*!< SysTick CTRL:
COUNTFLAG Position */
#define SysTick CTRL COUNTFLAG Msk
                                           (1UL << SysTick_CTRL_COUNTFLAG Pos)
                                                                                          /*!<
SysTick CTRL: COUNTFLAG Mask */
#define SysTick CTRL CLKSOURCE Pos
                                           2
                                                                   /*! < SysTick CTRL:
CLKSOURCE Position */
#define SysTick CTRL CLKSOURCE Msk
                                           (1UL << SysTick CTRL CLKSOURCE Pos)
                                                                                         /*!<
SysTick CTRL: CLKSOURCE Mask */
#define SysTick CTRL TICKINT Pos
                                        1
                                                                /*! < SysTick CTRL: TICKINT
Position */
#define SysTick CTRL TICKINT Msk
                                        (1UL << SysTick CTRL TICKINT Pos)
                                                                                   /*!< SysTick
CTRL: TICKINT Mask */
```

```
#define SysTick CTRL ENABLE Pos
                                         0
                                                                  /*! < SysTick CTRL: ENABLE
Position */
#define SysTick CTRL ENABLE Msk
                                         (1UL << SysTick CTRL ENABLE Pos)
                                                                                     /*!< SysTick
CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
                                         0
                                                                  /*!< SysTick LOAD: RELOAD
Position */
#define SysTick LOAD RELOAD Msk
                                         (0xFFFFFFUL << SysTick LOAD RELOAD Pos)
                                                                                           /*!<
SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick VAL CURRENT Pos
                                         0
                                                                  /*! < SysTick VAL: CURRENT
Position */
#define SysTick_VAL_CURRENT_Msk
                                         (0xFFFFFFUL << SysTick VAL CURRENT Pos)
                                                                                          /*!<
SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick CALIB NOREF Pos
                                        31
                                                                  /*! < SysTick CALIB: NOREF
Position */
#define SysTick CALIB NOREF Msk
                                        (1UL << SysTick CALIB NOREF Pos)
                                                                                    /*!< SysTick
CALIB: NOREF Mask */
#define SysTick CALIB SKEW Pos
                                       30
                                                                 /*! < SysTick CALIB: SKEW
Position */
#define SysTick_CALIB_SKEW_Msk
                                        (1UL << SysTick CALIB SKEW Pos)
                                                                                   /*!< SysTick
CALIB: SKEW Mask */
#define SysTick CALIB TENMS Pos
                                        0
                                                                 /*!< SysTick CALIB: TENMS
Position */
#define SysTick_CALIB_TENMS_Msk
                                        (0xFFFFFFUL << SysTick VAL CURRENT Pos)
                                                                                          /*!<
SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS SysTick */
#if ( MPU PRESENT == 1)
/** \ingroup CMSIS core register
  \defgroup CMSIS MPU Memory Protection Unit (MPU)
         Type definitions for the Memory Protection Unit (MPU)
  \brief
 (a)
*/
/** \brief Structure type to access the Memory Protection Unit (MPU).
*/
typedef struct
                             /*!< Offset: 0x000 (R/) MPU Type Register
  I uint32 t TYPE;
  IO uint32 t CTRL;
                              /*! < Offset: 0x004 (R/W) MPU Control Register
                             /*! < Offset: 0x008 (R/W) MPU Region RNRber Register
  IO uint32 t RNR;
                              /*!< Offset: 0x00C (R/W) MPU Region Base Address Register
  IO uint32 t RBAR;
                                                                                             */
  IO uint32 t RASR;
                              /*! < Offset: 0x010 (R/W) MPU Region Attribute and Size Register
                                                                                             */
} MPU Type;
```

/* MPU Type Register */ #define MPU_TYPE_IREGION_Pos	16 /*!< MPU TYPE: IREGION			
Position */ #define MPU_TYPE_IREGION_Msk TYPE: IREGION Mask */	(0xFFUL <<	MPU_TYPE_IREGION_Pos)	/*!< MPU	
#define MPU_TYPE_DREGION_Pos Position */	8	/*!< MPU TYPE: DREGION		
#define MPU_TYPE_DREGION_Msk TYPE: DREGION Mask */	(0xFFUL <<	MPU_TYPE_DREGION_Pos)	/*!< MPU	
#define MPU_TYPE_SEPARATE_Pos Position */	0 /*!< MPU TYPE: SEPARATE			
#define MPU_TYPE_SEPARATE_Msk TYPE: SEPARATE Mask */	(1UL << M	PU_TYPE_SEPARATE_Pos)	/*!< MPU	
/* MPU Control Register */ #define MPU_CTRL_PRIVDEFENA_Pos PRIVDEFENA Position */	2	/*!< MPU CTRI	L:	
#define MPU_CTRL_PRIVDEFENA_Msk MPU CTRL: PRIVDEFENA Mask */	(1UL << 1	MPU_CTRL_PRIVDEFENA_Pos)	/ *! <	
#define MPU_CTRL_HFNMIENA_Pos Position */	1	/*!< MPU CTRL	: HFNMIENA	
#define MPU_CTRL_HFNMIENA_Msk CTRL: HFNMIENA Mask */	(1UL << M	MPU_CTRL_HFNMIENA_Pos)	/*!< MPU	
#define MPU_CTRL_ENABLE_Pos	0 /*!< MPU CTRL: ENABLE			
Position */ #define MPU_CTRL_ENABLE_Msk CTRL: ENABLE Mask */	(1UL << MP	U_CTRL_ENABLE_Pos)	/*!< MPU	
/* MPU Region Number Register */ #define MPU_RNR_REGION_Pos #define MPU_RNR_REGION_Msk RNR: REGION Mask */	0 (0xFFUL << 1	/*!< MPU RNR: RE MPU_RNR_REGION_Pos)	GION Position */ /*!< MPU	
/* MPU Region Base Address Register */ #define MPU_RBAR_ADDR_Pos #define MPU_RBAR_ADDR_Msk RBAR: ADDR Mask */	8 (0xFFFFFFUI	/*!< MPU RBAR: A L << MPU_RBAR_ADDR_Pos)	DDR Position */ /*!< MPU	
#define MPU_RBAR_VALID_Pos #define MPU_RBAR_VALID_Msk RBAR: VALID Mask */	4 (1UL << MPU	/*!< MPU RBAR: V J_RBAR_VALID_Pos)	ALID Position */ /*!< MPU	
#define MPU_RBAR_REGION_Pos Position */	0	/*!< MPU RBAR: l	REGION	
#define MPU_RBAR_REGION_Msk	$(0xFUL \ll N)$	MPU_RBAR_REGION_Pos)	/*!< MPU	

RBAR: REGION Mask */

/* MPU Region Attribute and Size Region Harmonia MPU_RASR_ATTRS_Pos	ster */ 16	6 /*!< MPU RASR: MPU Region	
Attribute field Position */ #define MPU_RASR_ATTRS_Msk RASR: MPU Region Attribute field Ma		JL << MPU_RASR_ATTRS_F	Pos) /*!< MPU
#define MPU_RASR_XN_Pos Position */	28	/*!< MPU RA	ASR: ATTRS.XN
#define MPU_RASR_XN_Msk ATTRS.XN Mask */	(1UL << MF	PU_RASR_XN_Pos)	/*!< MPU RASR:
#define MPU_RASR_AP_Pos */	24	/*!< MPU RA	SR: ATTRS.AP Position
#define MPU_RASR_AP_Msk ATTRS.AP Mask */	$(0x7UL \ll N)$	MPU_RASR_AP_Pos)	/*!< MPU RASR:
#define MPU_RASR_TEX_Pos Position */	19	/*!< MPU R.	ASR: ATTRS.TEX
#define MPU_RASR_TEX_Msk ATTRS.TEX Mask */	(0x7UL <<	MPU_RASR_TEX_Pos)	/*!< MPU RASR:
#define MPU_RASR_S_Pos #define MPU_RASR_S_Msk ATTRS.S Mask */	18 (1UL << MPU	/*!< MPU RAS U_RASR_S_Pos)	SR: ATTRS.S Position */ /*!< MPU RASR:
#define MPU_RASR_C_Pos #define MPU_RASR_C_Msk ATTRS.C Mask */	17 (1UL << MPU	/*!< MPU RAS J_RASR_C_Pos)	SR: ATTRS.C Position */ /*!< MPU RASR:
#define MPU_RASR_B_Pos #define MPU_RASR_B_Msk ATTRS.B Mask */	16 (1UL << MPU	/*!< MPU RAS J_RASR_B_Pos)	SR: ATTRS.B Position */ /*!< MPU RASR:
#define MPU_RASR_SRD_Pos Position */	8	/*!< MPU RA	ASR: Sub-Region Disable
#define MPU_RASR_SRD_Msk Sub-Region Disable Mask */	(0xFFUL <	< MPU_RASR_SRD_Pos)	/*!< MPU RASR:
#define MPU_RASR_SIZE_Pos Position */	1	/*!< MPU RA	ASR: Region Size Field
#define MPU_RASR_SIZE_Msk Region Size Field Mask */	(0x1FUL <<	MPU_RASR_SIZE_Pos)	/*!< MPU RASR:
#define MPU_RASR_ENABLE_Pos Position */	0	/*!< MPU	RASR: Region enable bit
#define MPU_RASR_ENABLE_Msk RASR: Region enable bit Disable Mask	*	MPU_RASR_ENABLE_Pos)	/*!< MPU
/*@} end of group CMSIS_MPU */ #endif			

```
/** \ingroup CMSIS core register
  \defgroup CMSIS CoreDebug
                             Core Debug Registers (CoreDebug)
        Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR)
  \brief
       are only accessible over DAP and not via processor. Therefore
       they are not covered by the Cortex-M0 header file.
@{
*/
/*@} end of group CMSIS CoreDebug */
/** \ingroup CMSIS_core_register
  \defgroup CMSIS core base
                           Core Definitions
        Definitions for base addresses, unions, and structures.
  \brief
(a)
*/
/* Memory mapping of Cortex-M0+ Hardware */
#define SCS BASE
                     (0xE000E000UL)
                                                 /*! < System Control Space Base Address */
#define SysTick BASE
                                                     /*!< SysTick Base Address
                      (SCS BASE + 0x0010UL)
                                                                                  */
                      (SCS BASE + 0x0100UL)
#define NVIC BASE
                                                     /*!< NVIC Base Address
#define SCB BASE
                     (SCS BASE + 0x0D00UL)
                                                     /*! < System Control Block Base Address */
#define SCB
                                              ) /*!< SCB configuration struct
                  ((SCB Type
                               *)
                                   SCB BASE
                                     SysTick BASE ) /*!< SysTick configuration struct
                                                                                  */
#define SysTick
                   ((SysTick Type *)
                                    NVIC BASE ) /*!< NVIC configuration struct
#define NVIC
                  ((NVIC Type
                                *)
                                                                                 */
#if ( MPU PRESENT == 1)
 #define MPU BASE
                      (SCS BASE + 0x0D90UL)
                                                      /*!< Memory Protection Unit
#define MPU
                  ((MPU Type
                                    MPU BASE
                                                 ) /*!< Memory Protection Unit
                                                                                 */
#endif
/*@} */
Hardware Abstraction Layer
 Core Function Interface contains:
 - Core NVIC Functions
 - Core SysTick Functions
 - Core Register Access Functions
******************************
/** \defgroup CMSIS Core FunctionInterface Functions and Instructions Reference
*/
/** \ingroup CMSIS Core FunctionInterface
  \defgroup CMSIS Core NVICFunctions NVIC Functions
         Functions that manage interrupts and exceptions via the NVIC.
  \brief
  (a)
```

```
*/
```

```
*/
/* Interrupt Priorities are WORD accessible only under ARMv6M
/* The following MACROS handle generation of the register offset and byte masks */
#define BIT SHIFT(IRQn)
                            ( (((uint32 t)(IRQn)
                                                     ) & 0x03) * 8)
#define SHP IDX(IRQn)
                              (((((uint32 t)(IRQn) & 0x0F)-8) >> 2))
#define IP IDX(IRQn)
                             ( ((uint32 t)(IRQn)
                                                  >> 2) )
/** \brief Enable External Interrupt
  The function enables a device-specific interrupt in the NVIC interrupt controller.
                IRQn External interrupt number. Value cannot be negative.
  \param [in]
  STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
 NVIC->ISER[0] = (1 << ((uint32 t)(IRQn) & 0x1F));
/** \brief Disable External Interrupt
  The function disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]
                IRQn External interrupt number. Value cannot be negative.
  STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 NVIC -> ICER[0] = (1 << ((uint32 t)(IRQn) & 0x1F));
/** \brief Get Pending Interrupt
  The function reads the pending register in the NVIC and returns the pending bit
  for the specified interrupt.
  \param [in]
               IRQn Interrupt number.
               0 Interrupt status is not pending.
  \return
               1 Interrupt status is pending.
  \return
  STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 return((uint32 t) ((NVIC->ISPR[0] & (1 << ((uint32 t)(IRQn) & 0x1F)))?1:0));
/** \brief Set Pending Interrupt
```

The function sets the pending bit of an external interrupt.

```
\param [in]
                IRQn Interrupt number. Value cannot be negative.
  STATIC INLINE void NVIC SetPendingIRQ(IRQn Type IRQn)
 NVIC->ISPR[0] = (1 << ((uint32 t)(IRQn) & 0x1F));
/** \brief Clear Pending Interrupt
  The function clears the pending bit of an external interrupt.
  \param [in]
                IRQn External interrupt number. Value cannot be negative.
  STATIC INLINE void NVIC ClearPendingIRQ(IRQn Type IRQn)
 NVIC->ICPR[0] = (1 \ll ((uint32 t)(IRQn) \& 0x1F)); /* Clear pending interrupt */
/** \brief Set Interrupt Priority
  The function sets the priority of an interrupt.
  \note The priority cannot be set for every core interrupt.
  \param [in]
                IRQn Interrupt number.
  \param [in] priority Priority to set.
  STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32 t priority)
 if(IRQn < 0) {
  SCB->SHP[SHPIDX(IRQn)] = (SCB->SHP[SHPIDX(IRQn)] & \sim (0xFF << BITSHIFT(IRQn))) |
    (((priority << (8 - NVIC PRIO BITS)) & 0xFF) << BIT SHIFT(IRQn)); }
 else {
  NVIC \rightarrow IP[IPIDX(IRQn)] = (NVIC \rightarrow IP[IPIDX(IRQn)] & \sim (0xFF << BITSHIFT(IRQn))) |
    (((priority << (8 - NVIC PRIO BITS)) & 0xFF) << BIT SHIFT(IRQn)); }
}
/** \brief Get Interrupt Priority
  The function reads the priority of an interrupt. The interrupt
  number can be positive to specify an external (device specific)
  interrupt, or negative to specify an internal (core) interrupt.
  \param [in] IRQn Interrupt number.
  \return
                Interrupt Priority. Value is aligned automatically to the implemented
              priority bits of the microcontroller.
```

```
STATIC INLINE uint32 t NVIC GetPriority(IRQn Type IRQn)
 if(IRQn < 0) {
  return((uint32 t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn)) & 0xFF) >> (8 -
 NVIC PRIO BITS))); } /* get priority for Cortex-M0 system interrupts */
 else {
  return((uint32 t)(((NVIC->IP[ IP IDX(IRQn)] >> BIT SHIFT(IRQn)) & 0xFF) >> (8 -
 NVIC PRIO BITS))); } /* get priority for device specific interrupts */
/** \brief System Reset
  The function initiates a system reset request to reset the MCU.
  STATIC INLINE void NVIC SystemReset(void)
                                      /* Ensure all outstanding memory accesses included
  DSB();
                                    buffered write are completed before reset */
 SCB->AIRCR = ((0x5FA << SCB AIRCR VECTKEY Pos)
         SCB AIRCR SYSRESETREQ Msk);
                                      /* Ensure completion of memory access */
   DSB();
                                     /* wait until reset */
 while(1);
/*@} end of CMSIS Core NVICFunctions */
SysTick function
/** \ingroup CMSIS Core FunctionInterface
  \defgroup CMSIS Core SysTickFunctions SysTick Functions
          Functions that configure the System.
  \brief
 (a)
*/
#if ( Vendor SysTickConfig == 0)
/** \brief System Tick Configuration
  The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
  Counter is in free running mode to generate periodic interrupts.
  \param [in] ticks Number of ticks between two interrupts.
  \return
             0 Function succeeded.
  \return
             1 Function failed.
         When the variable <b> Vendor SysTickConfig</b> is set to 1, then the
  function <b>SysTick Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
```

must contain a vendor-specific implementation of this function.

```
*/
 STATIC INLINE uint32 t SysTick Config(uint32 t ticks)
if ((ticks - 1) > SysTick LOAD RELOAD Msk) return (1); /* Reload value impossible */
                                      /* set reload register */
 SysTick->LOAD = ticks - 1;
NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
                                   /* Load the SysTick Counter Value */
 SysTick->VAL = 0;
SysTick->CTRL = SysTick CTRL CLKSOURCE Msk |
        SysTick CTRL TICKINT Msk |
        SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
                               /* Function successful */
return (0);
#endif
/*@} end of CMSIS Core SysTickFunctions */
#endif /* CORE CM0PLUS H_DEPENDANT */
#ifdef cplusplus
#endif
#endif /* CMSIS GENERIC */
* @file core cm4.h
* @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File
* @version V3.30
* @date
        24. February 2014
 @note
****************************
/* Copyright (c) 2009 - 2014 ARM LIMITED
```

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

*

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#if defined (ICCARM) #pragma system include /* treat file as system include file for MISRA check */ #endif #ifndef __CORE_CM4_H_GENERIC #define CORE CM4 H GENERIC #ifdef cplusplus extern "C" { #endif /** \page CMSIS MISRA Exceptions MISRA-C:2004 Compliance Exceptions CMSIS violates the following MISRA-C:2004 rules: \li Required Rule 8.5, object/function definition in header file.<br Function definitions in header files are used to allow 'inlining'. \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br Unions are used for effective representation of core registers. \li Advisory Rule 19.7, Function-like macro defined.<br Function-like macros are used to allow more efficient code. CMSIS definitions ******************************** /** \ingroup Cortex M4 (a)*/ /* CMSIS CM4 definitions */ #define CM4 CMSIS VERSION MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ #define CM4 CMSIS VERSION SUB (0x20) /*!<[15:0] CMSIS HAL sub version

```
#define CM4 CMSIS VERSION (( CM4 CMSIS VERSION MAIN << 16) |\
                  CM4 CMSIS VERSION SUB ) /*!< CMSIS HAL version number
                                                                                         */
                                                                                */
#define CORTEX M
                            (0x04)
                                                    /*!< Cortex-M Core
#if defined (__CC_ARM)
 #define ASM
                                                                                   */
                                             /*!< asm keyword for ARM Compiler
                 __asm
 #define INLINE
                                              /*!< inline keyword for ARM Compiler
                      inline
                                                                                   */
 #define STATIC INLINE static inline
#elif defined ( GNUC )
 #define ASM
                                              /*!< asm keyword for GNU Compiler
                                                                                   */
                    __asm
                                             /*!< inline keyword for GNU Compiler
 #define INLINE
                                                                                  */
                     inline
 #define STATIC INLINE static inline
#elif defined ( ICCARM )
 #define ASM
                                             /*!< asm keyword for IAR Compiler
                                                                                  */
                                             /*!< inline keyword for IAR Compiler. Only available in
 #define INLINE
                     inline
High optimization mode! */
 #define STATIC INLINE static inline
#elif defined ( TMS470 )
 #define __ASM __
                                             /*!< asm keyword for TI CCS Compiler
                                                                                   */
 #define STATIC INLINE static inline
#elif defined ( TASKING )
 #define ASM
                                             /*!< asm keyword for TASKING Compiler
                                                                                     */
 #define INLINE
                                             /*!< inline keyword for TASKING Compiler
                    inline
 #define STATIC INLINE static inline
#elif defined ( CSMC ) /* Cosmic */
 #define __packed
#define ASM
                                            /*!< asm keyword for COSMIC Compiler
                    asm
 #define INLINE
                     inline
                                             /*use -pc99 on compile line !< inline keyword for
COSMIC Compiler */
#define STATIC INLINE static inline
#endif
/** FPU USED indicates whether an FPU is used or not. For this, FPU PRESENT has to be checked prior
to making use of FPU specific registers and functions.
#if defined ( __CC_ARM )
 #if defined TARGET FPU VFP
  #if ( FPU PRESENT == 1)
   #define FPU USED
  #else
   #warning "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
   #define FPU USED
  #endif
 #else
```

```
#define FPU USED
 #endif
#elif defined (__GNUC__)
 #if defined ( VFP FP ) &&!defined( SOFTFP )
  #if ( FPU PRESENT == 1)
   #define FPU USED
  #else
   #warning "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
   #define FPU USED
                         0
  #endif
 #else
  #define FPU USED
                         0
 #endif
#elif defined ( ICCARM )
 #if defined ARMVFP
  #if ( FPU PRESENT == 1)
   #define FPU USED
  #else
   #warning "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
   #define FPU USED
                         0
  #endif
 #else
  #define FPU USED
                         0
 #endif
#elif defined ( TMS470 )
 #if defined TI VFP SUPPORT
  #if ( FPU PRESENT == 1)
   #define FPU USED
  #else
   #warning "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
   #define FPU USED
  #endif
 #else
  #define FPU USED
                         0
 #endif
#elif defined ( TASKING )
 #if defined FPU VFP
  #if ( FPU PRESENT == 1)
   #define FPU USED
  #else
   #error "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
   #define FPU USED
                         0
  #endif
 #else
  #define FPU USED
                         0
 #endif
#elif defined ( CSMC ) /* Cosmic */
```

```
#if ( CSMC & 0x400) // FPU present for parser
  #if ( FPU PRESENT == 1)
   #define FPU USED
  #else
   #error "Compiler generates FPU instructions for a device without an FPU (check FPU PRESENT)"
   #define FPU USED
  #endif
 #else
  #define FPU USED
                          0
 #endif
#endif
                            /* standard types definitions
#include <stdint.h>
                               /* Core Instruction Access
#include <core cmInstr.h>
                                                                    */
#include <core cmFunc.h>
                                /* Core Function Access
#include <core cm4 simd.h>
                                 /* Compiler specific SIMD Intrinsics
                                                                         */
#endif /* CORE CM4 H GENERIC */
#ifndef CMSIS GENERIC
#ifndef CORE CM4 H DEPENDANT
#define CORE CM4 H DEPENDANT
/* check device defines and use defaults */
#if defined CHECK DEVICE DEFINES
 #ifndef CM4 REV
  #define CM4 REV
                             0x0000
  #warning " CM4 REV not defined in device header file; using default!"
 #endif
 #ifndef FPU PRESENT
  #define FPU PRESENT
                                0
  #warning " FPU PRESENT not defined in device header file; using default!"
 #endif
 #ifndef MPU PRESENT
  #define MPU PRESENT
  #warning " MPU PRESENT not defined in device header file; using default!"
 #endif
 #ifndef NVIC PRIO BITS
  #define NVIC PRIO BITS
  #warning " NVIC PRIO BITS not defined in device header file; using default!"
 #endif
 #ifndef Vendor SysTickConfig
  #define Vendor SysTickConfig 0
  #warning " Vendor SysTickConfig not defined in device header file; using default!"
 #endif
#endif
```

```
/* IO definitions (access restrictions to peripheral registers) */
  \defgroup CMSIS glob defs CMSIS Global Defines
  <strong>IO Type Qualifiers</strong> are used
  \li to specify the access to peripheral variables.
  \li for automatic generation of peripheral register debug information.
#ifdef cplusplus
                                                                     */
 #define I
             volatile
                            /*!< Defines 'read only' permissions
#else
 #define I
              volatile const
                             /*!< Defines 'read only' permissions
                                                                       */
#endif
                                                                      */
#define
           O
               volatile
                            /*!< Defines 'write only' permissions
         IO
                             /*!< Defines 'read / write' permissions
               volatile
                                                                      */
#define
/*(a)} end of group Cortex M4 */
Register Abstraction
 Core Register contain:
 - Core Register
 - Core NVIC Register
 - Core SCB Register
 - Core SysTick Register
 - Core Debug Register
 - Core MPU Register
 - Core FPU Register
********************************
/** \defgroup CMSIS core register Defines and Type Definitions
  \brief Type definitions and defines for Cortex-M processor based devices.
/** \ingroup CMSIS core register
  \defgroup CMSIS CORE Status and Control Registers
  \brief Core Register type definitions.
 (a)
*/
/** \brief Union type to access the Application Program Status Register (APSR).
typedef union
 struct
#if ( CORTEX M != 0x04)
  uint32 t reserved0:27;
                              /*!< bit: 0..26 Reserved
                                                                  */
#else
  uint32 t reserved0:16;
                             /*!< bit: 0..15 Reserved
  uint32 t GE:4;
                           /*! < bit: 16..19 Greater than or Equal flags
```

```
/*!< bit: 20..26 Reserved
                                                                            */
  uint32 t reserved1:7;
#endif
                                                                            */
                                         27 Saturation condition flag
  uint32 t Q:1;
                              /*!< bit:
                                         28 Overflow condition code flag
  uint32 t V:1;
                              /*!< bit:
  uint32 t C:1;
                                         29 Carry condition code flag
                                                                             */
                              /*!< bit:
                                         30 Zero condition code flag
  uint32 t Z:1;
                              /*!< bit:
                                                                            */
                                         31 Negative condition code flag
                                                                              */
  uint32 t N:1;
                              /*!< bit:
                          /*!< Structure used for bit access
 } b;
 uint32 tw;
                             /*!< Type
                                           used for word access
} APSR Type;
/** \brief Union type to access the Interrupt Program Status Register (IPSR).
typedef union
 struct
                               /*! < bit: 0.. 8 Exception number
                                                                            */
  uint32 t ISR:9;
                                  /*!< bit: 9..31 Reserved
                                                                            */
  uint32 t reserved0:23;
                          /*!< Structure used for bit access
                                                                       */
 } b;
 uint32 tw;
                             /*!< Type
                                           used for word access
                                                                           */
} IPSR Type;
/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
typedef union
 struct
  uint32 t ISR:9;
                               /*! < bit: 0.. 8 Exception number
                                                                            */
#if ( CORTEX M != 0x04)
  uint32_t reserved0:15;
                                  /*!< bit: 9..23 Reserved
#else
                                                                           */
  uint32 t reserved0:7;
                                 /*!< bit: 9..15 Reserved
  uint32 t GE:4;
                               /*! < bit: 16...19 Greater than or Equal flags
                                                                               */
                                  /*!< bit: 20..23 Reserved
                                                                            */
  uint32 t reserved1:4;
#endif
                                       24 Thumb bit
  uint32 t T:1;
                              /*!< bit:
                                                            (read 0)
                              /*! < bit: 25..26 saved IT state (read 0)
  uint32 t IT:2;
                                         27 Saturation condition flag
                                                                            */
  uint32 t Q:1;
                              /*!< bit:
                              /*!< bit:
  uint32 t V:1;
                                         28 Overflow condition code flag
                                                                            */
                                         29 Carry condition code flag
  uint32 t C:1;
                              /*!< bit:
                                         30 Zero condition code flag
  uint32 t Z:1;
                              /*!< bit:
                                                                            */
                                         31 Negative condition code flag
                                                                              */
  uint32 t N:1;
                              /*!< bit:
                          /*!< Structure used for bit access
 } b;
 uint32 tw;
                             /*!< Type
                                           used for word access
                                                                           */
} xPSR Type;
```

```
typedef union
 struct
  uint32 t nPRIV:1;
                               /*!< bit:
                                          0 Execution privilege in Thread mode */
                               /*!< bit:
                                          1 Stack to be used
  uint32 t SPSEL:1;
                                                                       */
                                                                         */
  uint32 t FPCA:1;
                               /*!< bit:
                                          2 FP extension active flag
  uint32 t reserved0:29;
                                /*!< bit: 3..31 Reserved
                         /*!< Structure used for bit access
 } b;
 uint32 tw;
                           /*!< Type
                                        used for word access
                                                                       */
} CONTROL Type;
/*@} end of group CMSIS CORE */
/** \ingroup CMSIS core register
  \defgroup CMSIS NVIC Nested Vectored Interrupt Controller (NVIC)
          Type definitions for the NVIC Registers
  \brief
 @{
*/
/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
typedef struct
                                 /*! < Offset: 0x000 (R/W) Interrupt Set Enable Register
                                                                                            */
   IO uint32 t ISER[8];
   uint32 t RESERVED0[24];
                                 /*! < Offset: 0x080 (R/W) Interrupt Clear Enable Register
                                                                                             */
   IO uint32 t ICER[8];
   uint32 t RSERVED1[24];
                                 /*! < Offset: 0x100 (R/W) Interrupt Set Pending Register
   IO uint32 t ISPR[8];
                                                                                            */
   uint32 t RESERVED2[24];
                                 /*! < Offset: 0x180 (R/W) Interrupt Clear Pending Register
                                                                                             */
   IO uint32 t ICPR[8];
   uint32 t RESERVED3[24];
   IO uint32 t IABR[8];
                                 /*! < Offset: 0x200 (R/W) Interrupt Active bit Register
                                                                                            */
   uint32 t RESERVED4[56];
  IO uint8 t IP[240];
                               /*! < Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */
   uint32 t RESERVED5[644];
                               /*! < Offset: 0xE00 ( /W) Software Trigger Interrupt Register
   O uint32 t STIR;
                                                                                            */
} NVIC Type;
/* Software Triggered Interrupt Register Definitions */
#define NVIC STIR INTID Pos
                                                                   /*! < STIR: INTLINESNUM Position */
#define NVIC STIR INTID Msk
                                         (0x1FFUL << NVIC STIR INTID Pos)
                                                                                       /*!< STIR:
INTLINESNUM Mask */
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS core register
  \defgroup CMSIS SCB System Control Block (SCB)
          Type definitions for the System Control Block Registers
  \brief
```

```
(a)
/** \brief Structure type to access the System Control Block (SCB).
typedef struct
                                                                                            */
                              /*! < Offset: 0x000 (R/) CPUID Base Register
  I uint32 t CPUID;
                              /*! < Offset: 0x004 (R/W) Interrupt Control and State Register
   IO uint32 t ICSR;
                               /*!< Offset: 0x008 (R/W) Vector Table Offset Register
  IO uint32 t VTOR;
   IO uint32 t AIRCR;
                               /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register
                              /*! < Offset: 0x010 (R/W) System Control Register
   IO uint32 t SCR;
                              /*!< Offset: 0x014 (R/W) Configuration Control Register
   IO uint32 t CCR;
                               /*! < Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11,
   IO uint8 t SHP[12];
12-15) */
                                /*!< Offset: 0x024 (R/W) System Handler Control and State Register
   IO uint32 t SHCSR;
                               /*!< Offset: 0x028 (R/W) Configurable Fault Status Register
                                                                                                 */
   IO uint32 t CFSR;
                               /*! < Offset: 0x02C (R/W) HardFault Status Register
   IO uint32 t HFSR;
                               /*! < Offset: 0x030 (R/W) Debug Fault Status Register
  IO uint32 t DFSR;
                                                                                               */
   IO uint32 t MMFAR;
                                 /*! < Offset: 0x034 (R/W) MemManage Fault Address Register
                               /*! < Offset: 0x038 (R/W) BusFault Address Register
                                                                                               */
   IO uint32 t BFAR;
                               /*! < Offset: 0x03C (R/W) Auxiliary Fault Status Register
  IO uint32 t AFSR;
                                                                                                */
                              /*!< Offset: 0x040 (R/) Processor Feature Register
  I uint32 t PFR[2];
                             /*!< Offset: 0x048 (R/) Debug Feature Register
  I uint32 t DFR;
                             /*!< Offset: 0x04C (R/) Auxiliary Feature Register
 I uint32 t ADR;
                                /*! < Offset: 0x050 (R/) Memory Model Feature Register
  I uint32 t MMFR[4];
  I uint32 t ISAR[5];
                              /*! < Offset: 0x060 (R/) Instruction Set Attributes Register
   uint32 t RESERVED0[5];
   IO uint32 t CPACR;
                                /*! < Offset: 0x088 (R/W) Coprocessor Access Control Register
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB CPUID IMPLEMENTER Pos
                                              24
                                                                         /*!< SCB CPUID:
IMPLEMENTER Position */
#define SCB CPUID IMPLEMENTER Msk
                                              (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
/*!< SCB CPUID: IMPLEMENTER Mask */
                                          20
#define SCB CPUID VARIANT Pos
                                                                     /*!< SCB CPUID: VARIANT
Position */
#define SCB_CPUID_VARIANT_Msk
                                           (0xFUL << SCB_CPUID_VARIANT_Pos)
                                                                                          /*!< SCB
CPUID: VARIANT Mask */
                                              16
#define SCB CPUID ARCHITECTURE Pos
                                                                         /*!< SCB CPUID:
ARCHITECTURE Position */
#define SCB CPUID ARCHITECTURE Msk
                                               (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
/*!< SCB CPUID: ARCHITECTURE Mask */
                                                                    /*!< SCB CPUID: PARTNO
#define SCB CPUID PARTNO Pos
                                          4
```

Position */ #define SCB_CPUID_PARTNO_Msk CPUID: PARTNO Mask */	(0xFFFUL << SCB_CPUID	_PARTNO_Pos)	/*!< SCB
#define SCB_CPUID_REVISION_Pos	0 /*!< SCB CPUID: REVISION		EVISION
Position */ #define SCB_CPUID_REVISION_Msk CPUID: REVISION Mask */	(0xFUL << SCB_CPUID_R	EVISION_Pos)	/*!< SCB
/* SCB Interrupt Control State Register Definition #define SCB_ICSR_NMIPENDSET_Pos Position */	itions */ 31 /*!< SCB ICSR: NMIPENDS		MIPENDSET
#define SCB_ICSR_NMIPENDSET_Msk ICSR: NMIPENDSET Mask */	(1UL << SCB_ICSR_NM)	IPENDSET_Pos)	/*!< SCB
#define SCB_ICSR_PENDSVSET_Pos Position */	28	/*!< SCB ICSR: PE	NDSVSET
#define SCB_ICSR_PENDSVSET_Msk ICSR: PENDSVSET Mask */	(1UL << SCB_ICSR_PENI	OSVSET_Pos)	/*!< SCB
#define SCB_ICSR_PENDSVCLR_Pos Position */	27	/*!< SCB ICSR: PE	NDSVCLR
#define SCB_ICSR_PENDSVCLR_Msk ICSR: PENDSVCLR Mask */	(1UL << SCB_ICSR_PEN	DSVCLR_Pos)	/*!< SCB
#define SCB_ICSR_PENDSTSET_Pos Position */	26	/*!< SCB ICSR: PE	NDSTSET
#define SCB_ICSR_PENDSTSET_Msk ICSR: PENDSTSET Mask */	(1UL << SCB_ICSR_PENI	OSTSET_Pos)	/*!< SCB
#define SCB_ICSR_PENDSTCLR_Pos	25	/*!< SCB ICSR: PE	NDSTCLR
Position */ #define SCB_ICSR_PENDSTCLR_Msk ICSR: PENDSTCLR Mask */	(1UL << SCB_ICSR_PENI	OSTCLR_Pos)	/*!< SCB
#define SCB_ICSR_ISRPREEMPT_Pos	23	/*!< SCB ICSR: ISI	RPREEMPT
Position */ #define SCB_ICSR_ISRPREEMPT_Msk ICSR: ISRPREEMPT Mask */	(1UL << SCB_ICSR_ISRP	REEMPT_Pos)	/*!< SCB
#define SCB_ICSR_ISRPENDING_Pos	22	/*!< SCB ICSR: ISF	RPENDING
Position */ #define SCB_ICSR_ISRPENDING_Msk ICSR: ISRPENDING Mask */	(1UL << SCB_ICSR_ISRP	ENDING_Pos)	/*!< SCB
#define SCB_ICSR_VECTPENDING_Pos	12	/*!< SCB ICSR:	
VECTPENDING Position */ #define SCB_ICSR_VECTPENDING_Msk SCB ICSR: VECTPENDING Mask */	(0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!<		
#define SCB_ICSR_RETTOBASE_Pos Position */	11	/*!< SCB ICSR: RE	TTOBASE

```
#define SCB ICSR RETTOBASE Msk
                                      (1UL << SCB ICSR RETTOBASE Pos)
                                                                               /*!< SCB
ICSR: RETTOBASE Mask */
#define SCB ICSR VECTACTIVE Pos
                                       0
                                                              /*!< SCB ICSR: VECTACTIVE
Position */
#define SCB ICSR VECTACTIVE Msk
                                       (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)
                                                                                   /*!<
SCB ICSR: VECTACTIVE Mask */
/* SCB Vector Table Offset Register Definitions */
#define SCB VTOR TBLOFF Pos
                                                            /*! < SCB VTOR: TBLOFF Position
#define SCB VTOR TBLOFF Msk
                                     (0x1FFFFFFUL << SCB VTOR TBLOFF Pos)
                                                                                 /*!< SCB
VTOR: TBLOFF Mask */
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR VECTKEY Pos
                                      16
                                                              /*!< SCB AIRCR: VECTKEY
Position */
#define SCB AIRCR VECTKEY Msk
                                      (0xFFFFUL << SCB AIRCR VECTKEY Pos)
                                                                                  /*!<
SCB AIRCR: VECTKEY Mask */
#define SCB AIRCR VECTKEYSTAT Pos
                                        16
                                                                /*!< SCB AIRCR:
VECTKEYSTAT Position */
#define SCB AIRCR VECTKEYSTAT Msk
                                         (0xFFFFUL << SCB AIRCR VECTKEYSTAT Pos)
/*!< SCB AIRCR: VECTKEYSTAT Mask */
#define SCB AIRCR ENDIANESS Pos
                                      15
                                                              /*!< SCB AIRCR: ENDIANESS
Position */
                                       (1UL << SCB AIRCR ENDIANESS_Pos)
#define SCB AIRCR ENDIANESS Msk
                                                                                 /*!< SCB
AIRCR: ENDIANESS Mask */
#define SCB AIRCR PRIGROUP Pos
                                      8
                                                             /*!< SCB AIRCR: PRIGROUP
Position */
#define SCB AIRCR PRIGROUP Msk
                                      (7UL << SCB AIRCR PRIGROUP Pos)
                                                                               /*!< SCB
AIRCR: PRIGROUP Mask */
                                        2
#define SCB AIRCR SYSRESETREQ Pos
                                                               /*!< SCB AIRCR:
SYSRESETREO Position */
#define SCB AIRCR SYSRESETREQ Msk
                                        (1UL << SCB AIRCR SYSRESETREQ Pos)
                                                                                    /*!<
SCB AIRCR: SYSRESETREQ Mask */
#define SCB AIRCR VECTCLRACTIVE Pos
                                          1
                                                                 /*!< SCB AIRCR:
VECTCLRACTIVE Position */
#define SCB AIRCR VECTCLRACTIVE Msk
                                          (1UL << SCB AIRCR VECTCLRACTIVE Pos)
/*!< SCB AIRCR: VECTCLRACTIVE Mask */
#define SCB AIRCR VECTRESET Pos
                                       0
                                                              /*!< SCB AIRCR: VECTRESET
Position */
#define SCB AIRCR VECTRESET Msk
                                       (1UL << SCB AIRCR VECTRESET Pos)
                                                                                 /*!< SCB
AIRCR: VECTRESET Mask */
/* SCB System Control Register Definitions */
```

/*!< SCB SCR: SEVONPEND

#define SCB SCR SEVONPEND Pos

```
Position */
#define SCB SCR SEVONPEND Msk
                                      (1UL << SCB SCR SEVONPEND Pos)
                                                                              /*!< SCB
SCR: SEVONPEND Mask */
#define SCB SCR SLEEPDEEP Pos
                                     2
                                                           /*!< SCB SCR: SLEEPDEEP
Position */
#define SCB SCR SLEEPDEEP Msk
                                     (1UL << SCB SCR SLEEPDEEP Pos)
                                                                             /*!< SCB
SCR: SLEEPDEEP Mask */
#define SCB SCR SLEEPONEXIT Pos
                                      1
                                                             /*!< SCB SCR: SLEEPONEXIT
Position */
                                      (1UL << SCB SCR SLEEPONEXIT Pos)
#define SCB SCR SLEEPONEXIT Msk
                                                                               /*!< SCB
SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB CCR STKALIGN Pos
                                                           /*!< SCB CCR: STKALIGN
Position */
#define SCB CCR STKALIGN Msk
                                    (1UL << SCB CCR STKALIGN Pos)
                                                                            /*!< SCB
CCR: STKALIGN Mask */
#define SCB CCR BFHFNMIGN Pos
                                      8
                                                            /*!< SCB CCR: BFHFNMIGN
Position */
#define SCB CCR BFHFNMIGN Msk
                                      (1UL << SCB CCR BFHFNMIGN Pos)
                                                                               /*!< SCB
CCR: BFHFNMIGN Mask */
#define SCB CCR DIV 0 TRP Pos
                                    4
                                                           /*!< SCB CCR: DIV 0 TRP
Position */
#define SCB CCR DIV 0 TRP Msk
                                    (1UL << SCB CCR DIV 0 TRP Pos)
                                                                            /*!< SCB
CCR: DIV 0 TRP Mask */
                                       3
#define SCB CCR UNALIGN TRP Pos
                                                             /*!< SCB CCR: UNALIGN TRP
Position */
#define SCB CCR UNALIGN TRP Msk
                                       (1UL << SCB CCR UNALIGN TRP Pos)
                                                                                 /*!<
SCB CCR: UNALIGN TRP Mask */
#define SCB CCR USERSETMPEND Pos
                                        1
                                                               /*!< SCB CCR:
USERSETMPEND Position */
#define SCB CCR USERSETMPEND Msk
                                        (1UL << SCB CCR USERSETMPEND Pos)
                                                                                   /*!<
SCB CCR: USERSETMPEND Mask */
#define SCB CCR NONBASETHRDENA Pos
                                          0
                                                                 /*!< SCB CCR:
NONBASETHRDENA Position */
#define SCB CCR NONBASETHRDENA Msk
                                          (1UL << SCB CCR NONBASETHRDENA Pos)
/*!< SCB CCR: NONBASETHRDENA Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR USGFAULTENA Pos
                                                                /*!< SCB SHCSR:
USGFAULTENA Position */
#define SCB SHCSR USGFAULTENA Msk
                                         (1UL << SCB SHCSR USGFAULTENA Pos)
/*!< SCB SHCSR: USGFAULTENA Mask */
#define SCB SHCSR BUSFAULTENA Pos
                                                                /*!< SCB SHCSR:
                                        17
```

```
BUSFAULTENA Position */
#define SCB SHCSR BUSFAULTENA Msk
                                       (1UL << SCB SHCSR_BUSFAULTENA_Pos)
/*!< SCB SHCSR: BUSFAULTENA Mask */
#define SCB SHCSR MEMFAULTENA Pos
                                       16
                                                              /*!< SCB SHCSR:
MEMFAULTENA Position */
#define SCB SHCSR MEMFAULTENA Msk
                                        (1UL << SCB SHCSR MEMFAULTENA Pos)
/*! < SCB SHCSR: MEMFAULTENA Mask */
#define SCB SHCSR SVCALLPENDED Pos
                                       15
                                                              /*!< SCB SHCSR:
SVCALLPENDED Position */
#define SCB SHCSR SVCALLPENDED Msk
                                        (1UL << SCB SHCSR SVCALLPENDED Pos)
/*!< SCB SHCSR: SVCALLPENDED Mask */
#define SCB_SHCSR_BUSFAULTPENDED_Pos
                                         14
                                                                /*!< SCB SHCSR:
BUSFAULTPENDED Position */
#define SCB SHCSR BUSFAULTPENDED Msk
                                         (1UL << SCB SHCSR BUSFAULTPENDED Pos)
/*! < SCB SHCSR: BUSFAULTPENDED Mask */
#define SCB_SHCSR_MEMFAULTPENDED_Pos
                                          13
                                                                /*!< SCB SHCSR:
MEMFAULTPENDED Position */
#define SCB SHCSR_MEMFAULTPENDED_Msk
                                          (1UL << SCB SHCSR MEMFAULTPENDED Pos)
  /*! < SCB SHCSR: MEMFAULTPENDED Mask */
#define SCB_SHCSR_USGFAULTPENDED_Pos
                                         12
                                                                /*!< SCB SHCSR:
USGFAULTPENDED Position */
#define SCB SHCSR USGFAULTPENDED Msk
                                         (1UL << SCB SHCSR USGFAULTPENDED Pos)
 /*!< SCB SHCSR: USGFAULTPENDED Mask */
#define SCB_SHCSR_SYSTICKACT_Pos
                                     11
                                                            /*!< SCB SHCSR:
SYSTICKACT Position */
#define SCB SHCSR SYSTICKACT Msk
                                      (1UL << SCB SHCSR SYSTICKACT Pos)
                                                                              /*!<
SCB SHCSR: SYSTICKACT Mask */
#define SCB SHCSR PENDSVACT Pos
                                     10
                                                            /*!< SCB SHCSR:
PENDSVACT Position */
#define SCB SHCSR PENDSVACT Msk
                                      (1UL << SCB SHCSR PENDSVACT Pos)
                                                                              /*!<
SCB SHCSR: PENDSVACT Mask */
                                       8
#define SCB SHCSR MONITORACT Pos
                                                            /*!< SCB SHCSR:
MONITORACT Position */
#define SCB SHCSR MONITORACT Msk
                                      (1UL << SCB SHCSR_MONITORACT_Pos)
                                                                                /*!<
SCB SHCSR: MONITORACT Mask */
#define SCB SHCSR SVCALLACT Pos
                                      7
                                                           /*!< SCB SHCSR:
SVCALLACT Position */
#define SCB SHCSR SVCALLACT Msk
                                                                              /*!<
                                      (1UL << SCB SHCSR SVCALLACT Pos)
SCB SHCSR: SVCALLACT Mask */
                                       3
#define SCB SHCSR USGFAULTACT Pos
                                                             /*!< SCB SHCSR:
USGFAULTACT Position */
#define SCB SHCSR USGFAULTACT Msk
                                       (1UL << SCB SHCSR USGFAULTACT Pos)
```

```
#define SCB SHCSR BUSFAULTACT Pos
                                          1
                                                                 /*!< SCB SHCSR:
BUSFAULTACT Position */
#define SCB SHCSR BUSFAULTACT Msk
                                          (1UL << SCB SHCSR BUSFAULTACT Pos)
/*!< SCB SHCSR: BUSFAULTACT Mask */
                                           0
#define SCB SHCSR MEMFAULTACT Pos
                                                                  /*!< SCB SHCSR:
MEMFAULTACT Position */
#define SCB SHCSR MEMFAULTACT Msk
                                           (1UL << SCB SHCSR MEMFAULTACT Pos)
/*!< SCB SHCSR: MEMFAULTACT Mask */
/* SCB Configurable Fault Status Registers Definitions */
#define SCB CFSR USGFAULTSR Pos
                                        16
                                                                /*! < SCB CFSR: Usage Fault
Status Register Position */
#define SCB CFSR USGFAULTSR Msk
                                        (0xFFFFUL << SCB CFSR USGFAULTSR Pos)
                                                                                      /*!<
SCB CFSR: Usage Fault Status Register Mask */
#define SCB CFSR BUSFAULTSR Pos
                                        8
                                                               /*! < SCB CFSR: Bus Fault
Status Register Position */
#define SCB CFSR_BUSFAULTSR_Msk
                                        (0xFFUL << SCB CFSR BUSFAULTSR Pos)
                                                                                     /*!<
SCB CFSR: Bus Fault Status Register Mask */
#define SCB CFSR MEMFAULTSR Pos
                                         0
                                                                /*! < SCB CFSR: Memory
Manage Fault Status Register Position */
#define SCB CFSR MEMFAULTSR Msk
                                         (0xFFUL << SCB CFSR MEMFAULTSR Pos)
                                                                                       /*!<
SCB CFSR: Memory Manage Fault Status Register Mask */
/* SCB Hard Fault Status Registers Definitions */
#define SCB HFSR DEBUGEVT Pos
                                      31
                                                               /*!< SCB HFSR: DEBUGEVT
Position */
#define SCB HFSR DEBUGEVT Msk
                                       (1UL << SCB HFSR DEBUGEVT Pos)
                                                                                 /*!< SCB
HFSR: DEBUGEVT Mask */
#define SCB HFSR FORCED Pos
                                     30
                                                             /*! < SCB HFSR: FORCED Position
                                     (1UL << SCB HFSR FORCED Pos)
#define SCB HFSR FORCED Msk
                                                                              /*!< SCB
HFSR: FORCED Mask */
#define SCB HFSR VECTTBL Pos
                                      1
                                                             /*!< SCB HFSR: VECTTBL
Position */
                                      (1UL << SCB HFSR_VECTTBL_Pos)
#define SCB HFSR VECTTBL Msk
                                                                               /*!< SCB
HFSR: VECTTBL Mask */
/* SCB Debug Fault Status Register Definitions */
#define SCB DFSR EXTERNAL Pos
                                                              /*!< SCB DFSR: EXTERNAL
Position */
#define SCB DFSR EXTERNAL Msk
                                       (1UL << SCB DFSR EXTERNAL Pos)
                                                                                 /*!< SCB
DFSR: EXTERNAL Mask */
#define SCB DFSR VCATCH Pos
                                     3
                                                             /*! < SCB DFSR: VCATCH Position
```

/*! < SCB SHCSR: USGFAULTACT Mask */

*/

```
#define SCB DFSR VCATCH Msk
                                       (1UL << SCB DFSR VCATCH Pos)
                                                                                 /*!< SCB
DFSR: VCATCH Mask */
#define SCB DFSR DWTTRAP Pos
                                        2
                                                                /*!< SCB DFSR: DWTTRAP
Position */
#define SCB DFSR DWTTRAP Msk
                                        (1UL << SCB DFSR DWTTRAP Pos)
                                                                                   /*!< SCB
DFSR: DWTTRAP Mask */
#define SCB DFSR BKPT Pos
                                     1
                                                             /*! < SCB DFSR: BKPT Position */
#define SCB DFSR BKPT Msk
                                     (1UL << SCB DFSR BKPT Pos)
                                                                             /*!< SCB DFSR:
BKPT Mask */
#define SCB DFSR HALTED Pos
                                       0
                                                               /*! < SCB DFSR: HALTED Position
#define SCB DFSR HALTED Msk
                                       (1UL << SCB DFSR HALTED Pos)
                                                                                 /*!< SCB
DFSR: HALTED Mask */
/*@} end of group CMSIS SCB */
/** \ingroup CMSIS core register
  \defgroup CMSIS SCnSCB System Controls not in SCB (SCnSCB)
         Type definitions for the System Control and ID Register not in the SCB
  \brief
@{
*/
/** \brief Structure type to access the System Control and ID Register not in the SCB.
typedef struct
   uint32 t RESERVED0[1];
                           /*! < Offset: 0x004 (R/) Interrupt Controller Type Register
  I uint32 t ICTR;
                                                                                */
                              /*!< Offset: 0x008 (R/W) Auxiliary Control Register
                                                                                  */
  IO uint32 t ACTLR;
} SCnSCB Type;
/* Interrupt Controller Type Register Definitions */
#define SCnSCB ICTR INTLINESNUM Pos
                                            0
                                                                  /*!< ICTR: INTLINESNUM
Position */
#define SCnSCB ICTR INTLINESNUM Msk
                                            (0xFUL << SCnSCB ICTR INTLINESNUM Pos)
                                                                                          /*!<
ICTR: INTLINESNUM Mask */
/* Auxiliary Control Register Definitions */
#define SCnSCB ACTLR DISOOFP Pos
                                                                 /*!< ACTLR: DISOOFP Position */
#define SCnSCB ACTLR DISOOFP Msk
                                          (1UL << SCnSCB ACTLR DISOOFP Pos)
                                                                                     /*!<
ACTLR: DISOOFP Mask */
#define SCnSCB ACTLR DISFPCA Pos
                                          8
                                                                /*!< ACTLR: DISFPCA Position */
#define SCnSCB ACTLR DISFPCA Msk
                                          (1UL << SCnSCB ACTLR DISFPCA Pos)
                                                                                     /*!<
ACTLR: DISFPCA Mask */
#define SCnSCB ACTLR DISFOLD Pos
                                          2
                                                                 /*!< ACTLR: DISFOLD Position
*/
```

```
#define SCnSCB ACTLR DISFOLD Msk
                                          (1UL << SCnSCB ACTLR DISFOLD Pos)
                                                                                      /*!<
ACTLR: DISFOLD Mask */
#define SCnSCB ACTLR DISDEFWBUF Pos
                                             1
                                                                    /*!< ACTLR: DISDEFWBUF
Position */
#define SCnSCB ACTLR DISDEFWBUF Msk
                                             (1UL << SCnSCB ACTLR DISDEFWBUF Pos)
/*!< ACTLR: DISDEFWBUF Mask */
                                            0
#define SCnSCB ACTLR DISMCYCINT Pos
                                                                   /*!< ACTLR: DISMCYCINT
Position */
#define SCnSCB ACTLR DISMCYCINT Msk
                                            (1UL << SCnSCB ACTLR DISMCYCINT Pos)
/*!< ACTLR: DISMCYCINT Mask */
/*@} end of group CMSIS SCnotSCB */
/** \ingroup CMSIS core register
                           System Tick Timer (SysTick)
  \defgroup CMSIS SysTick
         Type definitions for the System Timer Registers.
  \brief
 @{
*/
/** \brief Structure type to access the System Timer (SysTick).
typedef struct
                             /*! < Offset: 0x000 (R/W) SysTick Control and Status Register */
  IO uint32 t CTRL;
                             /*!< Offset: 0x004 (R/W) SysTick Reload Value Register
  IO uint32 t LOAD;
                            /*! < Offset: 0x008 (R/W) SysTick Current Value Register
  IO uint32 t VAL;
                            /*!< Offset: 0x00C (R/) SysTick Calibration Register
  I uint32 t CALIB;
} SysTick Type;
/* SysTick Control / Status Register Definitions */
#define SysTick CTRL COUNTFLAG Pos
                                          16
                                                                   /*!< SysTick CTRL:
COUNTFLAG Position */
#define SysTick CTRL_COUNTFLAG_Msk
                                          (1UL << SysTick CTRL COUNTFLAG Pos)
                                                                                        /*!<
SysTick CTRL: COUNTFLAG Mask */
                                          2
#define SysTick CTRL CLKSOURCE Pos
                                                                  /*!< SysTick CTRL:
CLKSOURCE Position */
#define SysTick CTRL CLKSOURCE Msk
                                          (1UL << SysTick CTRL CLKSOURCE Pos)
                                                                                        /*!<
SysTick CTRL: CLKSOURCE Mask */
#define SysTick CTRL TICKINT Pos
                                       1
                                                               /*! < SysTick CTRL: TICKINT
Position */
#define SysTick_CTRL_TICKINT_Msk
                                       (1UL << SysTick CTRL TICKINT Pos)
                                                                                 /*!< SysTick
CTRL: TICKINT Mask */
#define SysTick CTRL ENABLE Pos
                                       0
                                                                /*!< SysTick CTRL: ENABLE
Position */
#define SysTick CTRL ENABLE Msk
                                        (1UL << SysTick CTRL ENABLE Pos)
                                                                                   /*!< SysTick
CTRL: ENABLE Mask */
```

```
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
                                          0
                                                                    /*!< SysTick LOAD: RELOAD
Position */
#define SysTick LOAD RELOAD Msk
                                          (0xFFFFFFUL << SysTick LOAD RELOAD Pos)
                                                                                             /*!<
SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick VAL CURRENT Pos
                                          0
                                                                    /*!< SysTick VAL: CURRENT
Position */
#define SysTick VAL CURRENT Msk
                                          (0xFFFFFFUL << SysTick VAL CURRENT Pos)
                                                                                            /*!<
SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick CALIB NOREF Pos
                                        31
                                                                   /*!< SysTick CALIB: NOREF
Position */
#define SysTick CALIB NOREF Msk
                                         (1UL << SysTick CALIB NOREF Pos)
                                                                                     /*!< SysTick
CALIB: NOREF Mask */
#define SysTick_CALIB_SKEW_Pos
                                        30
                                                                   /*!< SysTick CALIB: SKEW
Position */
#define SysTick CALIB SKEW Msk
                                         (1UL << SysTick CALIB SKEW Pos)
                                                                                     /*!< SysTick
CALIB: SKEW Mask */
                                         0
                                                                   /*!< SysTick CALIB: TENMS
#define SysTick CALIB TENMS Pos
Position */
#define SysTick CALIB TENMS Msk
                                         (0xFFFFFFUL << SysTick VAL CURRENT Pos)
                                                                                           /*!<
SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS_SysTick */
/** \ingroup CMSIS core register
  \defgroup CMSIS ITM Instrumentation Trace Macrocell (ITM)
  \brief
          Type definitions for the Instrumentation Trace Macrocell (ITM)
 (a)
*/
/** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
typedef struct
   O union
                           /*! < Offset: 0x000 ( /W) ITM Stimulus Port 8-bit
                                                                                  */
    O uint8 t u8;
                            /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit
                                                                                   */
   O uint16 t u16;
                            /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit
   O uint32 t u32;
                                                                                   */
                           /*! < Offset: 0x000 ( /W) ITM Stimulus Port Registers
 } PORT [32];
                                                                                   */
   uint32 t RESERVED0[864];
  IO uint32 t TER;
                              /*! < Offset: 0xE00 (R/W) ITM Trace Enable Register
                                                                                       */
   uint32 t RESERVED1[15];
                                                                                       */
   IO uint32 t TPR;
                              /*! < Offset: 0xE40 (R/W) ITM Trace Privilege Register
```

```
uint32 t RESERVED2[15];
  IO uint32 t TCR;
                              /*! < Offset: 0xE80 (R/W) ITM Trace Control Register
   uint32 t RESERVED3[29];
   O uint32 t IWR;
                              /*! < Offset: 0xEF8 ( /W) ITM Integration Write Register
                                                                                         */
                             /*! < Offset: 0xEFC (R/) ITM Integration Read Register
  I uint32 \overline{t} IRR;
  IO uint32 t IMCR;
                               /*! < Offset: 0xF00 (R/W) ITM Integration Mode Control Register
                                                                                              */
   uint32 t RESERVED4[43];
   O uint32 t LAR;
                              /*! < Offset: 0xFB0 ( /W) ITM Lock Access Register
                             /*!< Offset: 0xFB4 (R/) ITM Lock Status Register
  I uint32 t LSR;
   uint32 t RESERVED5[6];
 I uint32 t PID4;
                             /*! < Offset: 0xFD0 (R/) ITM Peripheral Identification Register #4 */
                             /*! < Offset: 0xFD4 (R/) ITM Peripheral Identification Register #5 */
 I uint32 t PID5;
 I uint32 t PID6;
                             /*! < Offset: 0xFD8 (R/) ITM Peripheral Identification Register #6 */
                             /*! < Offset: 0xFDC (R/) ITM Peripheral Identification Register #7 */
  I uint32 t PID7;
                             /*! < Offset: 0xFE0 (R/) ITM Peripheral Identification Register #0 */
  I uint32 t PID0;
  I uint32 t PID1;
                             /*! < Offset: 0xFE4 (R/) ITM Peripheral Identification Register #1 */
 _I uint32 t PID2;
                             /*!< Offset: 0xFE8 (R/) ITM Peripheral Identification Register #2 */
                             /*!< Offset: 0xFEC (R/) ITM Peripheral Identification Register #3 */
 _I uint32_t PID3;
 _I uint32 t CID0;
                             /*!< Offset: 0xFF0 (R/) ITM Component Identification Register #0 */
 _I uint32 t CID1;
                             /*!< Offset: 0xFF4 (R/) ITM Component Identification Register #1 */
 _I uint32 t CID2;
                             /*!< Offset: 0xFF8 (R/) ITM Component Identification Register #2 */
                             /*! < Offset: 0xFFC (R/) ITM Component Identification Register #3 */
  I uint32 t CID3;
} ITM Type;
/* ITM Trace Privilege Register Definitions */
#define ITM TPR PRIVMASK Pos
                                          0
                                                                    /*!< ITM TPR: PRIVMASK
Position */
#define ITM TPR PRIVMASK Msk
                                          (0xFUL << ITM TPR PRIVMASK Pos)
                                                                                         /*!< ITM
TPR: PRIVMASK Mask */
/* ITM Trace Control Register Definitions */
#define ITM TCR BUSY Pos
                                      23
                                                                  /*!< ITM TCR: BUSY Position */
#define ITM TCR BUSY Msk
                                       (1UL << ITM TCR BUSY Pos)
                                                                                 /*!< ITM TCR:
BUSY Mask */
                                                                   /*!< ITM TCR: ATBID Position */
#define ITM TCR TraceBusID Pos
#define ITM TCR TraceBusID Msk
                                         (0x7FUL << ITM TCR TraceBusID Pos)
                                                                                      /*!< ITM TCR:
ATBID Mask */
#define ITM TCR GTSFREQ Pos
                                         10
                                                                    /*!< ITM TCR: Global timestamp
frequency Position */
#define ITM TCR GTSFREQ Msk
                                         (3UL << ITM_TCR_GTSFREQ_Pos)
                                                                                      /*!< ITM TCR:
Global timestamp frequency Mask */
                                                                  /*!< ITM TCR: TSPrescale Position */
#define ITM TCR TSPrescale Pos
#define ITM TCR TSPrescale Msk
                                        (3UL << ITM TCR TSPrescale Pos)
                                                                                   /*!< ITM TCR:
TSPrescale Mask */
#define ITM TCR SWOENA Pos
                                         4
                                                                   /*!< ITM TCR: SWOENA Position
                                         (1UL << ITM TCR SWOENA Pos)
#define ITM TCR SWOENA Msk
                                                                                      /*!< ITM TCR:
SWOENA Mask */
```

```
#define ITM TCR_DWTENA_Pos
                                      3
                                                              /*!< ITM TCR: DWTENA Position
                                                                               /*!< ITM TCR:
#define ITM TCR DWTENA Msk
                                      (1UL << ITM TCR DWTENA Pos)
DWTENA Mask */
#define ITM TCR SYNCENA Pos
                                      2
                                                              /*!< ITM TCR: SYNCENA Position
                                      (1UL << ITM_TCR_SYNCENA_Pos)
#define ITM TCR SYNCENA Msk
                                                                                /*!< ITM
TCR: SYNCENA Mask */
#define ITM TCR TSENA Pos
                                    1
                                                            /*!< ITM TCR: TSENA Position */
#define ITM_TCR_TSENA_Msk
                                    (1UL << ITM TCR TSENA Pos)
                                                                           /*!< ITM TCR:
TSENA Mask */
#define ITM TCR ITMENA Pos
                                     0
                                                             /*!< ITM TCR: ITM Enable bit
Position */
#define ITM TCR_ITMENA_Msk
                                     (1UL << ITM TCR ITMENA Pos)
                                                                             /*!< ITM TCR:
ITM Enable bit Mask */
/* ITM Integration Write Register Definitions */
#define ITM IWR ATVALIDM Pos
                                       0
                                                               /*!< ITM IWR: ATVALIDM
Position */
#define ITM IWR ATVALIDM Msk
                                       (1UL << ITM IWR ATVALIDM Pos)
                                                                                 /*!< ITM
IWR: ATVALIDM Mask */
/* ITM Integration Read Register Definitions */
#define ITM IRR ATREADYM Pos
                                       0
                                                               /*!< ITM IRR: ATREADYM
Position */
#define ITM_IRR_ATREADYM_Msk
                                       (1UL << ITM IRR ATREADYM Pos)
                                                                                 /*!< ITM
IRR: ATREADYM Mask */
/* ITM Integration Mode Control Register Definitions */
#define ITM IMCR INTEGRATION Pos
                                                                 /*!< ITM IMCR:
INTEGRATION Position */
#define ITM IMCR_INTEGRATION_Msk
                                         (1UL << ITM IMCR INTEGRATION Pos)
                                                                                     /*!<
ITM IMCR: INTEGRATION Mask */
/* ITM Lock Status Register Definitions */
#define ITM LSR ByteAcc Pos
                                                           /*!< ITM LSR: ByteAcc Position */
#define ITM LSR ByteAcc Msk
                                   (1UL << ITM LSR ByteAcc Pos)
                                                                          /*!< ITM LSR:
ByteAcc Mask */
                                                          /*!< ITM LSR: Access Position */
#define ITM_LSR_Access_Pos
#define ITM LSR Access Msk
                                   (1UL << ITM LSR Access Pos)
                                                                        /*!< ITM LSR: Access
Mask */
#define ITM LSR Present Pos
                                                          /*!< ITM LSR: Present Position */
                                  0
#define ITM_LSR_Present_Msk
                                  (1UL << ITM LSR Present_Pos)
                                                                        /*!< ITM LSR: Present
Mask */
```

/*@}*//* end of group CMSIS ITM */

```
/** \ingroup CMSIS core register
  \defgroup CMSIS DWT
                          Data Watchpoint and Trace (DWT)
          Type definitions for the Data Watchpoint and Trace (DWT)
  \brief
 (a)
*/
/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
typedef struct
                              /*! < Offset: 0x000 (R/W) Control Register
  IO uint32 t CTRL;
                                /*!< Offset: 0x004 (R/W) Cycle Count Register
   IO uint32 t CYCCNT;
                                /*!< Offset: 0x008 (R/W) CPI Count Register
  IO uint32 t CPICNT;
   IO uint32 t EXCCNT;
                                /*! < Offset: 0x00C (R/W) Exception Overhead Count Register
                                                                                             */
  IO uint32 t SLEEPCNT;
                                 /*! < Offset: 0x010 (R/W) Sleep Count Register
                                                                                        */
                                /*!< Offset: 0x014 (R/W) LSU Count Register
                                                                                       */
  IO uint32 t LSUCNT;
                                 /*! < Offset: 0x018 (R/W) Folded-instruction Count Register
  IO uint32 t FOLDCNT;
                                                                                            */
  I uint32 t PCSR;
                             /*! < Offset: 0x01C (R/) Program Counter Sample Register
                                                                                        */
  IO uint32 t COMP0;
                                /*!< Offset: 0x020 (R/W) Comparator Register 0
                                                                                       */
  IO uint32 t MASK0;
                                /*!< Offset: 0x024 (R/W) Mask Register 0
  IO uint32 t FUNCTION0;
                                  /*!< Offset: 0x028 (R/W) Function Register 0
   uint32 t RESERVED0[1];
  IO uint32 t COMP1;
                                /*! < Offset: 0x030 (R/W) Comparator Register 1
   IO uint32 t MASK1;
                                /*!< Offset: 0x034 (R/W) Mask Register 1
   IO uint32 t FUNCTION1;
                                  /*!< Offset: 0x038 (R/W) Function Register 1
   uint32 t RESERVED1[1];
   IO uint32 t COMP2;
                                /*!< Offset: 0x040 (R/W) Comparator Register 2
   IO uint32 t MASK2;
                                /*!< Offset: 0x044 (R/W) Mask Register 2
                                  /*!< Offset: 0x048 (R/W) Function Register 2
  IO uint32 t FUNCTION2;
   uint32 t RESERVED2[1];
  IO uint32 t COMP3;
                                /*! < Offset: 0x050 (R/W) Comparator Register 3
  IO uint32 t MASK3;
                                /*!< Offset: 0x054 (R/W) Mask Register 3
   IO uint32 t FUNCTION3;
                                  /*!< Offset: 0x058 (R/W) Function Register 3
} DWT Type;
/* DWT Control Register Definitions */
#define DWT CTRL NUMCOMP Pos
                                           28
                                                                    /*!< DWT CTRL: NUMCOMP
Position */
#define DWT CTRL NUMCOMP Msk
                                                                                          /*!<
                                            (0xFUL << DWT CTRL NUMCOMP Pos)
DWT CTRL: NUMCOMP Mask */
                                           27
#define DWT CTRL NOTRCPKT Pos
                                                                    /*!< DWT CTRL: NOTRCPKT
Position */
                                           (0x1UL << DWT CTRL NOTRCPKT_Pos)
#define DWT CTRL NOTRCPKT Msk
                                                                                          /*!<
DWT CTRL: NOTRCPKT Mask */
#define DWT CTRL NOEXTTRIG Pos
                                           26
                                                                    /*!< DWT CTRL: NOEXTTRIG
Position */
#define DWT CTRL NOEXTTRIG Msk
                                            (0x1UL << DWT CTRL NOEXTTRIG Pos)
                                                                                          /*!<
DWT CTRL: NOEXTTRIG Mask */
```

#define DWT_CTRL_NOCYCCNT_Pos	25	/*!< DWT CTRL: NOCYCCNT
Position */ #define DWT_CTRL_NOCYCCNT_Msk DWT CTRL: NOCYCCNT Mask */	(0x1U	JL << DWT_CTRL_NOCYCCNT_Pos) /*!<
#define DWT_CTRL_NOPRFCNT_Pos Position */	24	/*!< DWT CTRL: NOPRFCNT
#define DWT_CTRL_NOPRFCNT_Msk CTRL: NOPRFCNT Mask */	(0x1U	L << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT
#define DWT_CTRL_CYCEVTENA_Pos Position */	22	/*!< DWT CTRL: CYCEVTENA
#define DWT_CTRL_CYCEVTENA_Msk DWT CTRL: CYCEVTENA Mask */	(0x10	UL << DWT_CTRL_CYCEVTENA_Pos) /*!<
#define DWT_CTRL_FOLDEVTENA_Pos FOLDEVTENA Position */	21	/*!< DWT CTRL:
#define DWT_CTRL_FOLDEVTENA_Msk DWT CTRL: FOLDEVTENA Mask */	(0x1	UL << DWT_CTRL_FOLDEVTENA_Pos) /*!<
#define DWT_CTRL_LSUEVTENA_Pos Position */	20	/*!< DWT CTRL: LSUEVTENA
#define DWT_CTRL_LSUEVTENA_Msk DWT CTRL: LSUEVTENA Mask */	(0x1U	JL << DWT_CTRL_LSUEVTENA_Pos) /*!<
#define DWT_CTRL_SLEEPEVTENA_Pos SLEEPEVTENA Position */	19	/*!< DWT CTRL:
#define DWT_CTRL_SLEEPEVTENA_Msk DWT CTRL: SLEEPEVTENA Mask */	(0x1	UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!<
#define DWT_CTRL_EXCEVTENA_Pos Position */	18	/*!< DWT CTRL: EXCEVTENA
#define DWT_CTRL_EXCEVTENA_Msk DWT CTRL: EXCEVTENA Mask */	(0x1U	JL << DWT_CTRL_EXCEVTENA_Pos) /*!<
#define DWT_CTRL_CPIEVTENA_Pos Position */	17	/*!< DWT CTRL: CPIEVTENA
#define DWT_CTRL_CPIEVTENA_Msk DWT CTRL: CPIEVTENA Mask */	(0x1U	L << DWT_CTRL_CPIEVTENA_Pos) /*!<
#define DWT_CTRL_EXCTRCENA_Pos Position */	16	/*!< DWT CTRL: EXCTRCENA
#define DWT_CTRL_EXCTRCENA_Msk DWT CTRL: EXCTRCENA Mask */	(0x1U	JL << DWT_CTRL_EXCTRCENA_Pos) /*!<
#define DWT_CTRL_PCSAMPLENA_Pos PCSAMPLENA Position */	12	/*!< DWT CTRL:
#define DWT_CTRL_PCSAMPLENA_Msk DWT CTRL: PCSAMPLENA Mask */	(0x1	UL << DWT_CTRL_PCSAMPLENA_Pos) /*!<
#define DWT_CTRL_SYNCTAP_Pos	10	/*!< DWT CTRL: SYNCTAP

```
Position */
#define DWT CTRL SYNCTAP Msk
                                      (0x3UL << DWT CTRL SYNCTAP Pos)
                                                                              /*!< DWT
CTRL: SYNCTAP Mask */
#define DWT CTRL CYCTAP Pos
                                     9
                                                          /*!< DWT CTRL: CYCTAP Position
#define DWT CTRL CYCTAP Msk
                                     (0x1UL << DWT CTRL CYCTAP Pos)
                                                                            /*!< DWT
CTRL: CYCTAP Mask */
#define DWT CTRL POSTINIT Pos
                                     5
                                                          /*!< DWT CTRL: POSTINIT
Position */
#define DWT CTRL POSTINIT Msk
                                     (0xFUL << DWT CTRL POSTINIT Pos)
                                                                             /*!< DWT
CTRL: POSTINIT Mask */
                                       1
#define DWT CTRL POSTPRESET Pos
                                                            /*!< DWT CTRL: POSTPRESET
Position */
#define DWT CTRL POSTPRESET Msk
                                       (0xFUL << DWT CTRL POSTPRESET Pos)
                                                                                 /*!<
DWT CTRL: POSTPRESET Mask */
#define DWT CTRL CYCCNTENA Pos
                                        0
                                                             /*!< DWT CTRL: CYCCNTENA
Position */
                                        (0x1UL << DWT_CTRL_CYCCNTENA_Pos)
#define DWT CTRL CYCCNTENA Msk
                                                                                  /*!<
DWT CTRL: CYCCNTENA Mask */
/* DWT CPI Count Register Definitions */
#define DWT CPICNT CPICNT Pos
                                     0
                                                          /*!< DWT CPICNT: CPICNT
Position */
#define DWT CPICNT CPICNT Msk
                                     (0xFFUL << DWT CPICNT CPICNT Pos)
                                                                              /*!< DWT
CPICNT: CPICNT Mask */
/* DWT Exception Overhead Count Register Definitions */
#define DWT EXCCNT EXCCNT Pos
                                       0
                                                            /*!< DWT EXCCNT: EXCCNT
Position */
#define DWT EXCCNT EXCCNT Msk
                                       (0xFFUL << DWT EXCCNT EXCCNT Pos)
                                                                                 /*!<
DWT EXCCNT: EXCCNT Mask */
/* DWT Sleep Count Register Definitions */
#define DWT SLEEPCNT SLEEPCNT Pos
                                        0
                                                              /*!< DWT SLEEPCNT:
SLEEPCNT Position */
#define DWT SLEEPCNT SLEEPCNT Msk
                                         (0xFFUL << DWT SLEEPCNT SLEEPCNT Pos)
/*!< DWT SLEEPCNT: SLEEPCNT Mask */
/* DWT LSU Count Register Definitions */
#define DWT LSUCNT LSUCNT Pos
                                      0
                                                            /*!< DWT LSUCNT: LSUCNT
Position */
#define DWT LSUCNT LSUCNT Msk
                                      (0xFFUL << DWT LSUCNT LSUCNT Pos)
                                                                                /*!<
DWT LSUCNT: LSUCNT Mask */
/* DWT Folded-instruction Count Register Definitions */
#define DWT FOLDCNT FOLDCNT Pos
                                                             /*!< DWT FOLDCNT:
FOLDCNT Position */
#define DWT FOLDCNT FOLDCNT Msk
                                        (0xFFUL << DWT FOLDCNT FOLDCNT Pos)
                                                                                    /*!<
```

```
DWT FOLDCNT: FOLDCNT Mask */
/* DWT Comparator Mask Register Definitions */
#define DWT MASK MASK Pos
                                                       /*!< DWT MASK: MASK Position */
#define DWT MASK MASK Msk
                                   (0x1FUL << DWT MASK MASK Pos)
                                                                        /*!< DWT
MASK: MASK Mask */
/* DWT Comparator Function Register Definitions */
#define DWT FUNCTION MATCHED Pos
                                       24
                                                            /*!< DWT FUNCTION:
MATCHED Position */
#define DWT FUNCTION MATCHED Msk
                                       (0x1UL << DWT FUNCTION MATCHED Pos)
/*!< DWT FUNCTION: MATCHED Mask */
#define DWT FUNCTION DATAVADDR1 Pos
                                         16
                                                              /*!< DWT FUNCTION:
DATAVADDR1 Position */
#define DWT_FUNCTION_DATAVADDR1_Msk
                                         (0xFUL << DWT FUNCTION DATAVADDR1 Pos)
 /*!< DWT FUNCTION: DATAVADDR1 Mask */
#define DWT FUNCTION DATAVADDR0 Pos
                                         12
                                                              /*!< DWT FUNCTION:
DATAVADDR0 Position */
#define DWT FUNCTION DATAVADDR0 Msk
                                         (0xFUL << DWT FUNCTION DATAVADDR0 Pos)
 /*!< DWT FUNCTION: DATAVADDR0 Mask */
#define DWT FUNCTION DATAVSIZE Pos
                                       10
                                                            /*!< DWT FUNCTION:
DATAVSIZE Position */
#define DWT FUNCTION DATAVSIZE Msk
                                        (0x3UL << DWT FUNCTION DATAVSIZE Pos)
/*!< DWT FUNCTION: DATAVSIZE Mask */
#define DWT FUNCTION LNK1ENA Pos
                                      9
                                                           /*!< DWT FUNCTION:
LNK1ENA Position */
#define DWT_FUNCTION_LNK1ENA_Msk
                                       (0x1UL << DWT FUNCTION LNK1ENA Pos)
                                                                                /*!<
DWT FUNCTION: LNK1ENA Mask */
#define DWT_FUNCTION DATAVMATCH Pos
                                          8
                                                              /*!< DWT FUNCTION:
DATAVMATCH Position */
#define DWT FUNCTION DATAVMATCH Msk
                                          (0x1UL \ll
DWT FUNCTION DATAVMATCH Pos)
                                   /*!< DWT FUNCTION: DATAVMATCH Mask */
#define DWT FUNCTION CYCMATCH Pos
                                        7
                                                            /*!< DWT FUNCTION:
CYCMATCH Position */
#define DWT FUNCTION CYCMATCH Msk
                                        (0x1UL << DWT FUNCTION CYCMATCH Pos)
/*!< DWT FUNCTION: CYCMATCH Mask */
#define DWT_FUNCTION EMITRANGE Pos
                                        5
                                                            /*!< DWT FUNCTION:
EMITRANGE Position */
#define DWT FUNCTION EMITRANGE Msk
                                        (0x1UL << DWT FUNCTION EMITRANGE Pos)
/*!< DWT FUNCTION: EMITRANGE Mask */
#define DWT FUNCTION FUNCTION Pos
                                       0
```

FUNCTION Position */

#define DWT FUNCTION FUNCTION Msk

/*!< DWT FUNCTION: FUNCTION Mask */

/*!< DWT FUNCTION:

(0xFUL << DWT FUNCTION FUNCTION Pos)

```
/*(a) *//* end of group CMSIS DWT */
/** \ingroup CMSIS core register
  \defgroup CMSIS TPI Trace Port Interface (TPI)
          Type definitions for the Trace Port Interface (TPI)
 (a)
*/
/** \brief Structure type to access the Trace Port Interface Register (TPI).
typedef struct
                                /*!< Offset: 0x000 (R/) Supported Parallel Port Size Register
   IO uint32 t SSPSR;
                                /*! < Offset: 0x004 (R/W) Current Parallel Port Size Register */
   IO uint32 t CSPSR;
   uint32 t RESERVED0[2];
                                /*! < Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */
 IO uint32 t ACPR;
   uint32 t RESERVED1[55];
   _IO uint32_t SPPR;
                               /*! < Offset: 0x0F0 (R/W) Selected Pin Protocol Register */
   uint32 t RESERVED2[131];
  I uint32 t FFSR;
                              /*! < Offset: 0x300 (R/) Formatter and Flush Status Register */
                               /*! < Offset: 0x304 (R/W) Formatter and Flush Control Register */
  IO uint32 t FFCR;
  I uint32 t FSCR;
                              /*! < Offset: 0x308 (R/) Formatter Synchronization Counter Register */
   uint32 t RESERVED3[759];
  I uint32 t TRIGGER;
                                 /*!< Offset: 0xEE8 (R/) TRIGGER */
  I uint32 t FIFO0;
                              /*! < Offset: 0xEEC (R/) Integration ETM Data */
                                  /*!< Offset: 0xEF0 (R/) ITATBCTR2 */
 I uint32 t ITATBCTR2;
   uint32 t RESERVED4[1];
  I uint32 t ITATBCTR0;
                                  /*!< Offset: 0xEF8 (R/) ITATBCTR0 */
                              /*! < Offset: 0xEFC (R/) Integration ITM Data */
   I uint32 tFIFO1;
                                 /*! < Offset: 0xF00 (R/W) Integration Mode Control */
   IO uint32 t ITCTRL;
   uint32 t RESERVED5[39];
   IO uint32 t CLAIMSET;
                                   /*!< Offset: 0xFA0 (R/W) Claim tag set */
   IO uint32 t CLAIMCLR;
                                   /*! < Offset: 0xFA4 (R/W) Claim tag clear */
   uint32 t RESERVED7[8];
  I uint32 t DEVID;
                               /*!< Offset: 0xFC8 (R/) TPIU DEVID */
                                 /*!< Offset: 0xFCC (R/) TPIU DEVTYPE */
  I uint32 t DEVTYPE;
} TPI_Type;
/* TPI Asynchronous Clock Prescaler Register Definitions */
#define TPI ACPR PRESCALER Pos
                                                                    /*!< TPI ACPR: PRESCALER
Position */
                                            (0x1FFFUL << TPI ACPR PRESCALER_Pos)
#define TPI ACPR PRESCALER Msk
                                                                                            /*!< TPI
ACPR: PRESCALER Mask */
/* TPI Selected Pin Protocol Register Definitions */
#define TPI SPPR TXMODE Pos
                                                                  /*!< TPI SPPR: TXMODE Position */
                                         0
#define TPI SPPR TXMODE Msk
                                          (0x3UL << TPI SPPR TXMODE Pos)
                                                                                      /*!< TPI SPPR:
TXMODE Mask */
/* TPI Formatter and Flush Status Register Definitions */
```

```
#define TPI FFSR FtNonStop Pos
                                                             /*!< TPI FFSR: FtNonStop Position */
#define TPI FFSR FtNonStop Msk
                                      (0x1UL << TPI FFSR FtNonStop Pos)
                                                                               /*!< TPI FFSR:
FtNonStop Mask */
#define TPI FFSR TCPresent Pos
                                                             /*!< TPI FFSR: TCPresent Position */
#define TPI FFSR TCPresent Msk
                                      (0x1UL << TPI FFSR TCPresent Pos)
                                                                              /*!< TPI FFSR:
TCPresent Mask */
                                     1
                                                             /*!< TPI FFSR: FtStopped Position */
#define TPI FFSR FtStopped Pos
#define TPI FFSR FtStopped Msk
                                     (0x1UL << TPI FFSR FtStopped Pos)
                                                                             /*!< TPI FFSR:
FtStopped Mask */
                                                            /*!< TPI FFSR: FlInProg Position */
#define TPI FFSR FlInProg Pos
                                     0
                                                                            /*!< TPI FFSR:
#define TPI FFSR FlInProg Msk
                                     (0x1UL << TPI FFSR FlInProg Pos)
FlInProg Mask */
/* TPI Formatter and Flush Control Register Definitions */
#define TPI FFCR TrigIn Pos
                                                           /*!< TPI FFCR: TrigIn Position */
#define TPI FFCR TrigIn Msk
                                                                          /*!< TPI FFCR: TrigIn
                                    (0x1UL << TPI FFCR TrigIn Pos)
Mask */
#define TPI FFCR EnFCont Pos
                                                             /*!< TPI FFCR: EnFCont Position */
                                      1
#define TPI FFCR EnFCont Msk
                                      (0x1UL << TPI FFCR EnFCont Pos)
                                                                              /*!< TPI FFCR:
EnFCont Mask */
/* TPI TRIGGER Register Definitions */
#define TPI TRIGGER TRIGGER Pos
                                         0
                                                                 /*!< TPI TRIGGER: TRIGGER
Position */
#define TPI TRIGGER TRIGGER Msk
                                         (0x1UL << TPI TRIGGER TRIGGER Pos)
                                                                                      /*!< TPI
TRIGGER: TRIGGER Mask */
/* TPI Integration ETM Data Register Definitions (FIFO0) */
#define TPI FIFO0 ITM ATVALID Pos
                                         29
                                                                  /*!< TPI FIFO0: ITM ATVALID
Position */
#define TPI FIFO0 ITM ATVALID Msk
                                          (0x3UL << TPI FIFO0 ITM ATVALID Pos)
                                                                                       /*!< TPI
FIFO0: ITM ATVALID Mask */
#define TPI FIFO0 ITM bytecount Pos
                                       27
                                                                /*!< TPI FIFO0: ITM bytecount
Position */
#define TPI FIFO0 ITM bytecount Msk
                                        (0x3UL << TPI FIFO0 ITM bytecount Pos)
                                                                                   /*!< TPI
FIFO0: ITM bytecount Mask */
#define TPI FIFO0 ETM ATVALID Pos
                                          26
                                                                   /*!< TPI FIFO0: ETM ATVALID
Position */
#define TPI FIFO0 ETM ATVALID Msk
                                           (0x3UL << TPI FIFO0 ETM ATVALID Pos)
                                                                                        /*!< TPI
FIFO0: ETM ATVALID Mask */
#define TPI FIFO0 ETM bytecount Pos
                                        24
                                                                /*!< TPI FIFO0: ETM bytecount
Position */
#define TPI FIFO0 ETM bytecount Msk
                                         (0x3UL << TPI FIFO0 ETM bytecount Pos)
                                                                                    /*!< TPI
FIFO0: ETM bytecount Mask */
```

```
#define TPI FIFO0 ETM2 Pos
                                                           /*!< TPI FIFO0: ETM2 Position */
                                   16
#define TPI FIFO0 ETM2 Msk
                                    (0xFFUL << TPI FIFO0 ETM2 Pos)
                                                                           /*!< TPI FIFO0:
ETM2 Mask */
#define TPI FIFO0 ETM1 Pos
                                                           /*!< TPI FIFO0: ETM1 Position */
#define TPI FIFO0 ETM1 Msk
                                    (0xFFUL << TPI FIFO0 ETM1 Pos)
                                                                           /*!< TPI FIFO0:
ETM1 Mask */
                                    0
#define TPI FIFO0 ETM0 Pos
                                                           /*!< TPI FIFO0: ETM0 Position */
#define TPI_FIFO0_ETM0_Msk
                                    (0xFFUL << TPI FIFO0 ETM0 Pos)
                                                                           /*!< TPI FIFO0:
ETM0 Mask */
/* TPI ITATBCTR2 Register Definitions */
#define TPI ITATBCTR2 ATREADY Pos
                                          0
                                                                 /*!< TPI ITATBCTR2:
ATREADY Position */
#define TPI ITATBCTR2 ATREADY Msk
                                          (0x1UL << TPI ITATBCTR2 ATREADY Pos)
                                                                                        /*!<
TPI ITATBCTR2: ATREADY Mask */
/* TPI Integration ITM Data Register Definitions (FIFO1) */
#define TPI FIFO1 ITM ATVALID Pos
                                        29
                                                                /*!<TPI FIFO1: ITM ATVALID
Position */
#define TPI FIFO1 ITM ATVALID Msk
                                         (0x3UL << TPI FIFO1 ITM ATVALID Pos)
                                                                                     /*!< TPI
FIFO1: ITM ATVALID Mask */
#define TPI FIFO1 ITM bytecount Pos
                                      27
                                                              /*!< TPI FIFO1: ITM bytecount
Position */
#define TPI FIFO1_ITM_bytecount_Msk
                                       (0x3UL << TPI FIFO1 ITM bytecount Pos)
                                                                                 /*!< TPI
FIFO1: ITM bytecount Mask */
#define TPI FIFO1 ETM ATVALID Pos
                                         26
                                                                 /*!< TPI FIFO1: ETM ATVALID
Position */
#define TPI FIFO1 ETM ATVALID Msk
                                          (0x3UL << TPI FIFO1 ETM ATVALID Pos)
                                                                                      /*!< TPI
FIFO1: ETM ATVALID Mask */
#define TPI FIFO1 ETM bytecount Pos
                                       24
                                                               /*!< TPI FIFO1: ETM bytecount
Position */
#define TPI FIFO1 ETM bytecount Msk
                                       (0x3UL << TPI FIFO1 ETM bytecount Pos)
                                                                                  /*!< TPI
FIFO1: ETM bytecount Mask */
#define TPI FIFO1 ITM2 Pos
                                   16
                                                           /*!< TPI FIFO1: ITM2 Position */
#define TPI FIFO1 ITM2 Msk
                                   (0xFFUL << TPI FIFO1 ITM2 Pos)
                                                                          /*!< TPI FIFO1: ITM2
Mask */
                                                          /*!< TPI FIFO1: ITM1 Position */
#define TPI FIFO1 ITM1 Pos
                                   8
#define TPI FIFO1 ITM1 Msk
                                   (0xFFUL << TPI FIFO1 ITM1 Pos) /*!< TPI FIFO1: ITM1
Mask */
#define TPI FIFO1 ITM0 Pos
                                   0
                                                          /*!< TPI FIFO1: ITM0 Position */
#define TPI FIFO1 ITM0 Msk
                                                                          /*!< TPI FIFO1: ITM0
                                   (0xFFUL << TPI FIFO1 ITM0 Pos)
Mask */
```

^{/*} TPI ITATBCTR0 Register Definitions */

#define TPI_ITATBCTR0_ATREADY_Pos	s 0	/*!< TPI ITATBC	ΓR0:
ATREADY Position */ #define TPI_ITATBCTR0_ATREADY_Ms TPI ITATBCTR0: ATREADY Mask */	sk (0x1UI	_ << TPI_ITATBCTR0_ATREADY_P	os) /*!<
/* TPI Integration Mode Control Register D #define TPI_ITCTRL_Mode_Pos #define TPI_ITCTRL_Mode_Msk Mode Mask */	0	/*!< TPI ITCTRL: Mode PI_ITCTRL_Mode_Pos) /*!< T	Position */ PI ITCTRL:
/* TPI DEVID Register Definitions */ #define TPI_DEVID_NRZVALID_Pos Position */	11	/*!< TPI DEVID: NF	
#define TPI_DEVID_NRZVALID_Msk DEVID: NRZVALID Mask */	(0x1UL < 0	< TPI_DEVID_NRZVALID_Pos)	/*!< TPI
#define TPI_DEVID_MANCVALID_Pos Position */	10	/*!< TPI DEVID: N	MANCVALID
#define TPI_DEVID_MANCVALID_Msk DEVID: MANCVALID Mask */	(0x1UL	<< TPI_DEVID_MANCVALID_Pos)	/*!< TPI
#define TPI_DEVID_PTINVALID_Pos Position */	9	/*!< TPI DEVID: PTI	NVALID
#define TPI_DEVID_PTINVALID_Msk DEVID: PTINVALID Mask */	(0x1UL <	< TPI_DEVID_PTINVALID_Pos)	/*!< TPI
#define TPI_DEVID_MinBufSz_Pos #define TPI_DEVID_MinBufSz_Msk MinBufSz Mask */	6 (0x7UL << 7	/*!< TPI DEVID: MinB TPI_DEVID_MinBufSz_Pos) /*:	ufSz Position */ < TPI DEVID:
#define TPI_DEVID_AsynClkIn_Pos #define TPI_DEVID_AsynClkIn_Msk AsynClkIn Mask */	5 (0x1UL << 7	/*!< TPI DEVID: AsynC TPI_DEVID_AsynClkIn_Pos) /*!	ClkIn Position */ < TPI DEVID:
#define TPI_DEVID_NrTraceInput_Pos Position */	0	/*!< TPI DEVID: NrTr	aceInput
#define TPI_DEVID_NrTraceInput_Msk DEVID: NrTraceInput Mask */	(0x1FUL <	<pre>< TPI_DEVID_NrTraceInput_Pos)</pre>	/*!< TPI
/* TPI DEVTYPE Register Definitions */ #define TPI_DEVTYPE_SubType_Pos Position */	0	/*!< TPI DEVTYPE: \$	SubType
#define TPI_DEVTYPE_SubType_Msk DEVTYPE: SubType Mask */	(0xFUL <<	TPI_DEVTYPE_SubType_Pos)	/*!< TPI
#define TPI_DEVTYPE_MajorType_Pos Position */	4	/*!< TPI DEVTYPE:	MajorType
#define TPI_DEVTYPE_MajorType_Msk DEVTYPE: MajorType Mask */	(0xFUL <	< TPI_DEVTYPE_MajorType_Pos)	/*!< TPI
/*@}*/ /* end of group CMSIS_TPI */			

```
#if ( MPU PRESENT == 1)
/** \ingroup CMSIS core register
  \defgroup CMSIS MPU Memory Protection Unit (MPU)
          Type definitions for the Memory Protection Unit (MPU)
  \brief
 (a)
*/
/** \brief Structure type to access the Memory Protection Unit (MPU).
typedef struct
 I uint32 t TYPE;
                             /*! < Offset: 0x000 (R/) MPU Type Register
  IO uint32 t CTRL;
                              /*!< Offset: 0x004 (R/W) MPU Control Register
  IO uint32 t RNR;
                             /*!< Offset: 0x008 (R/W) MPU Region RNRber Register
                                                                                             */
  IO uint32 t RBAR;
                              /*!< Offset: 0x00C (R/W) MPU Region Base Address Register
  IO uint32 t RASR;
                              /*! < Offset: 0x010 (R/W) MPU Region Attribute and Size Register
                                                                                             */
  IO uint32 t RBAR A1;
                                /*! < Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register
                                /*! < Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size
  IO uint32 t RASR A1;
Register */
   IO uint32 t RBAR A2;
                                /*! < Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register
                                /*! < Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size
   IO uint32 t RASR A2;
Register */
                                /*! < Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register
   IO uint32 t RBAR A3;
                                /*! < Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size
  IO uint32 t RASR A3;
Register */
} MPU_Type;
/* MPU Type Register */
#define MPU TYPE IREGION Pos
                                        16
                                                                  /*!< MPU TYPE: IREGION
Position */
#define MPU TYPE IREGION Msk
                                        (0xFFUL << MPU TYPE IREGION Pos)
                                                                                      /*!< MPU
TYPE: IREGION Mask */
                                         8
#define MPU TYPE DREGION Pos
                                                                  /*!< MPU TYPE: DREGION
Position */
#define MPU TYPE DREGION Msk
                                         (0xFFUL << MPU TYPE DREGION Pos)
                                                                                       /*!< MPU
TYPE: DREGION Mask */
#define MPU TYPE SEPARATE Pos
                                         0
                                                                   /*!< MPU TYPE: SEPARATE
Position */
#define MPU TYPE SEPARATE Msk
                                          (1UL << MPU TYPE SEPARATE Pos)
                                                                                       /*!< MPU
TYPE: SEPARATE Mask */
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
                                           2
                                                                    /*!< MPU CTRL:
PRIVDEFENA Position */
#define MPU CTRL PRIVDEFENA Msk
                                           (1UL << MPU CTRL PRIVDEFENA Pos)
                                                                                          /*!<
MPU CTRL: PRIVDEFENA Mask */
```

#define MPU_CTRL_HFNMIENA_Pos	1	/*!< MPU	CTRL: HFNMIENA
Position */ #define MPU_CTRL_HFNMIENA_Msl CTRL: HFNMIENA Mask */	(1UL <	< MPU_CTRL_HFNMIENA_F	Pos) /*!< MPU
#define MPU_CTRL_ENABLE_Pos Position */	0	/*!< MPU C	CTRL: ENABLE
#define MPU_CTRL_ENABLE_Msk CTRL: ENABLE Mask */	(1UL <<	MPU_CTRL_ENABLE_Pos)	/*!< MPU
/* MPU Region Number Register */ #define MPU_RNR_REGION_Pos #define MPU_RNR_REGION_Msk RNR: REGION Mask */	0 (0xFFUL -	/*!< MPU R1 << MPU_RNR_REGION_Pos)	NR: REGION Position */ /*!< MPU
/* MPU Region Base Address Register * #define MPU_RBAR_ADDR_Pos #define MPU_RBAR_ADDR_Msk RBAR: ADDR Mask */	5	/*!< MPU RI FFUL << MPU_RBAR_ADDR	BAR: ADDR Position */ _Pos) /*!< MPU
#define MPU_RBAR_VALID_Pos #define MPU_RBAR_VALID_Msk RBAR: VALID Mask */	4 (1UL << N	/*!< MPU RI MPU_RBAR_VALID_Pos)	BAR: VALID Position */ /*!< MPU
#define MPU_RBAR_REGION_Pos Position */	0	/*!< MPU R	RBAR: REGION
#define MPU_RBAR_REGION_Msk RBAR: REGION Mask */	(0xFUL <	<< MPU_RBAR_REGION_Pos) /*!< MPU
/* MPU Region Attribute and Size Regis #define MPU_RASR_ATTRS_Pos Attribute field Position */	ster */ 16	/*!< MPU R	ASR: MPU Region
#define MPU_RASR_ATTRS_Msk RASR: MPU Region Attribute field Mas		L << MPU_RASR_ATTRS_Po	/*!< MPU
#define MPU_RASR_XN_Pos	28	/*!< MPU RAS	SR: ATTRS.XN
Position */ #define MPU_RASR_XN_Msk ATTRS.XN Mask */	(1UL << MP	U_RASR_XN_Pos)	/*!< MPU RASR:
#define MPU_RASR_AP_Pos */	24	/*!< MPU RAS	SR: ATTRS.AP Position
#define MPU_RASR_AP_Msk ATTRS.AP Mask */	$(0x7UL \ll N)$	MPU_RASR_AP_Pos)	/*!< MPU RASR:
#define MPU_RASR_TEX_Pos Position */	19	/*!< MPU RA	SR: ATTRS.TEX
#define MPU_RASR_TEX_Msk ATTRS.TEX Mask */	(0x7UL <<)	MPU_RASR_TEX_Pos)	/*!< MPU RASR:
#define MPU_RASR_S_Pos	18	/*!< MPU RASE	R: ATTRS.S Position */

```
#define MPU RASR S Msk
                                    (1UL << MPU RASR S Pos)
                                                                            /*!< MPU RASR:
ATTRS.S Mask */
#define MPU RASR C Pos
                                    17
                                                              /*!< MPU RASR: ATTRS.C Position */
#define MPU RASR C Msk
                                    (1UL << MPU RASR C Pos)
                                                                            /*!< MPU RASR:
ATTRS.C Mask */
#define MPU RASR B Pos
                                    16
                                                              /*!< MPU RASR: ATTRS.B Position */
                                    (1UL << MPU_RASR_B_Pos)
#define MPU RASR B Msk
                                                                            /*!< MPU RASR:
ATTRS.B Mask */
#define MPU RASR SRD Pos
                                      8
                                                               /*!< MPU RASR: Sub-Region Disable
Position */
#define MPU RASR SRD Msk
                                      (0xFFUL << MPU RASR SRD Pos)
                                                                                 /*!< MPU RASR:
Sub-Region Disable Mask */
                                                               /*!< MPU RASR: Region Size Field
#define MPU RASR SIZE Pos
                                      1
Position */
#define MPU RASR SIZE Msk
                                      (0x1FUL << MPU RASR SIZE Pos)
                                                                                 /*!< MPU RASR:
Region Size Field Mask */
#define MPU RASR ENABLE Pos
                                         0
                                                                  /*!< MPU RASR: Region enable bit
Position */
#define MPU RASR ENABLE Msk
                                         (1UL << MPU RASR ENABLE Pos)
                                                                                     /*!< MPU
RASR: Region enable bit Disable Mask */
/*(a)} end of group CMSIS MPU */
#endif
#if ( FPU PRESENT == 1)
/** \ingroup CMSIS core register
  \defgroup CMSIS FPU Floating Point Unit (FPU)
         Type definitions for the Floating Point Unit (FPU)
  \brief
 @{
/** \brief Structure type to access the Floating Point Unit (FPU).
*/
typedef struct
   uint32 t RESERVED0[1];
   IO uint32 t FPCCR;
                               /*! < Offset: 0x004 (R/W) Floating-Point Context Control Register
                               /*! < Offset: 0x008 (R/W) Floating-Point Context Address Register
   IO uint32 t FPCAR;
                               /*! < Offset: 0x00C (R/W) Floating-Point Default Status Control Register
   IO uint32 t FPDSCR;
                              /*!< Offset: 0x010 (R/) Media and FP Feature Register 0
                                                                                             */
  I uint32 t MVFR0;
                              /*!< Offset: 0x014 (R/) Media and FP Feature Register 1
  I uint32 t MVFR1;
                                                                                             */
} FPU_Type;
```

```
/* Floating-Point Context Control Register */
#define FPU FPCCR ASPEN Pos
                                                              /*!< FPCCR: ASPEN bit Position */
#define FPU FPCCR ASPEN Msk
                                      (1UL << FPU FPCCR ASPEN Pos)
                                                                              /*!< FPCCR:
ASPEN bit Mask */
#define FPU FPCCR LSPEN Pos
                                     30
                                                              /*!< FPCCR: LSPEN Position */
#define FPU FPCCR LSPEN Msk
                                     (1UL << FPU FPCCR LSPEN Pos)
                                                                              /*!< FPCCR:
LSPEN bit Mask */
                                        8
#define FPU FPCCR MONRDY Pos
                                                               /*!< FPCCR: MONRDY Position
                                        (1UL << FPU FPCCR MONRDY Pos)
#define FPU FPCCR MONRDY Msk
                                                                                   /*!<
FPCCR: MONRDY bit Mask */
                                                              /*!< FPCCR: BFRDY Position */
#define FPU FPCCR BFRDY Pos
                                      6
#define FPU_FPCCR_BFRDY_Msk
                                      (1UL << FPU FPCCR BFRDY Pos)
                                                                               /*!< FPCCR:
BFRDY bit Mask */
#define FPU FPCCR MMRDY Pos
                                                               /*!< FPCCR: MMRDY Position */
                                       5
#define FPU FPCCR MMRDY Msk
                                       (1UL << FPU FPCCR MMRDY Pos)
                                                                                 /*!< FPCCR:
MMRDY bit Mask */
#define FPU FPCCR HFRDY Pos
                                                              /*!< FPCCR: HFRDY Position */
#define FPU FPCCR HFRDY Msk
                                      (1UL << FPU FPCCR HFRDY Pos)
                                                                               /*!< FPCCR:
HFRDY bit Mask */
                                       3
#define FPU FPCCR THREAD Pos
                                                               /*!< FPCCR: processor mode bit
Position */
#define FPU FPCCR THREAD Msk
                                       (1UL << FPU FPCCR THREAD Pos)
                                                                                 /*!< FPCCR:
processor mode active bit Mask */
#define FPU FPCCR USER Pos
                                     1
                                                             /*!< FPCCR: privilege level bit
Position */
#define FPU FPCCR USER Msk
                                     (1UL << FPU FPCCR USER Pos)
                                                                             /*!< FPCCR:
privilege level bit Mask */
                                      0
#define FPU FPCCR LSPACT Pos
                                                              /*! < FPCCR: Lazy state preservation
active bit Position */
#define FPU FPCCR LSPACT Msk
                                      (1UL << FPU FPCCR LSPACT Pos)
                                                                               /*!< FPCCR:
Lazy state preservation active bit Mask */
/* Floating-Point Context Address Register */
#define FPU FPCAR ADDRESS Pos
                                       3
                                                               /*!< FPCAR: ADDRESS bit
Position */
#define FPU FPCAR ADDRESS Msk
                                        (0x1FFFFFFFUL << FPU FPCAR ADDRESS Pos)
                                                                                        /*!<
FPCAR: ADDRESS bit Mask */
/* Floating-Point Default Status Control Register */
#define FPU FPDSCR AHP Pos
                                                             /*!< FPDSCR: AHP bit Position */
#define FPU FPDSCR AHP Msk
                                     (1UL << FPU FPDSCR AHP Pos)
                                                                             /*!< FPDSCR:
```

AHP bit Mask */

```
#define FPU FPDSCR DN Pos
                                                               /*! < FPDSCR: DN bit Position */
                                     25
#define FPU FPDSCR DN Msk
                                      (1UL << FPU FPDSCR DN Pos)
                                                                               /*!< FPDSCR: DN
bit Mask */
#define FPU FPDSCR FZ Pos
                                     24
                                                               /*!< FPDSCR: FZ bit Position */
                                     (1UL << FPU FPDSCR_FZ_Pos)
#define FPU FPDSCR FZ Msk
                                                                              /*!< FPDSCR: FZ bit
Mask */
                                       22
#define FPU FPDSCR RMode Pos
                                                                 /*! < FPDSCR: RMode bit Position
#define FPU FPDSCR RMode Msk
                                        (3UL << FPU FPDSCR RMode Pos)
                                                                                  /*!< FPDSCR:
RMode bit Mask */
/* Media and FP Feature Register 0 */
#define FPU MVFR0 FP rounding modes Pos
                                                                     /*!< MVFR0: FP rounding
modes bits Position */
#define FPU MVFR0 FP rounding modes Msk (0xFUL << FPU MVFR0 FP rounding modes Pos)
/*!< MVFR0: FP rounding modes bits Mask */
#define FPU MVFR0 Short vectors Pos
                                        24
                                                                  /*!< MVFR0: Short vectors bits
Position */
#define FPU MVFR0 Short vectors Msk
                                        (0xFUL << FPU MVFR0 Short vectors Pos)
                                                                                     /*!<
MVFR0: Short vectors bits Mask */
#define FPU MVFR0 Square root Pos
                                        20
                                                                 /*!< MVFR0: Square root bits
Position */
#define FPU MVFR0 Square root Msk
                                                                                     /*!<
                                        (0xFUL << FPU MVFR0 Square root Pos)
MVFR0: Square root bits Mask */
#define FPU MVFR0 Divide Pos
                                      16
                                                                /*! < MVFR0: Divide bits Position */
#define FPU MVFR0 Divide Msk
                                      (0xFUL << FPU MVFR0 Divide Pos)
                                                                                 /*!< MVFR0:
Divide bits Mask */
#define FPU MVFR0 FP excep trapping Pos
                                                                    /*!< MVFR0: FP exception
                                          12
trapping bits Position */
#define FPU MVFR0 FP excep trapping Msk
                                          (0xFUL << FPU MVFR0 FP excep trapping Pos)
MVFR0: FP exception trapping bits Mask */
#define FPU MVFR0 Double precision Pos
                                          8
                                                                   /*!< MVFR0: Double-precision
bits Position */
#define FPU MVFR0 Double precision Msk
                                          (0xFUL << FPU_MVFR0 Double precision Pos)
                                                                                         /*!<
MVFR0: Double-precision bits Mask */
#define FPU MVFR0 Single precision Pos
                                         4
                                                                  /*! < MVFR0: Single-precision bits
Position */
#define FPU MVFR0 Single precision Msk
                                         (0xFUL << FPU MVFR0 Single precision Pos)
                                                                                       /*!<
MVFR0: Single-precision bits Mask */
#define FPU MVFR0 A SIMD registers Pos
                                           0
                                                                    /*!< MVFR0: A SIMD registers
bits Position */
#define FPU MVFR0 A SIMD registers Msk
                                           (0xFUL << FPU MVFR0 A SIMD registers Pos)
                                                                                           /*!<
MVFR0: A SIMD registers bits Mask */
```

```
/* Media and FP Feature Register 1 */
#define FPU MVFR1 FP fused MAC Pos
                                          28
                                                                    /*!< MVFR1: FP fused MAC
bits Position */
#define FPU_MVFR1_FP_fused_MAC_Msk
                                           (0xFUL << FPU MVFR1 FP fused MAC Pos)
                                                                                          /*!<
MVFR1: FP fused MAC bits Mask */
#define FPU MVFR1 FP HPFP Pos
                                        24
                                                                 /*!< MVFR1: FP HPFP bits
Position */
#define FPU MVFR1 FP HPFP Msk
                                        (0xFUL << FPU MVFR1 FP_HPFP_Pos)
                                                                                     /*!<
MVFR1: FP HPFP bits Mask */
#define FPU MVFR1 D NaN mode Pos
                                          4
                                                                   /*!< MVFR1: D_NaN mode bits
Position */
#define FPU MVFR1 D NaN_mode_Msk
                                           (0xFUL << FPU MVFR1 D NaN mode Pos)
                                                                                          /*!<
MVFR1: D NaN mode bits Mask */
#define FPU MVFR1 FtZ mode Pos
                                        0
                                                                 /*!< MVFR1: FtZ mode bits
Position */
                                        (0xFUL << FPU MVFR1_FtZ_mode_Pos)
#define FPU MVFR1 FtZ mode Msk
                                                                                     /*!<
MVFR1: FtZ mode bits Mask */
/*@} end of group CMSIS FPU */
#endif
/** \ingroup CMSIS core register
  \defgroup CMSIS CoreDebug
                               Core Debug Registers (CoreDebug)
         Type definitions for the Core Debug Registers
  \brief
 (a){
*/
/** \brief Structure type to access the Core Debug Register (CoreDebug).
typedef struct
                              /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register
  IO uint32 t DHCSR;
  O uint32 t DCRSR;
                              /*! < Offset: 0x004 ( /W) Debug Core Register Selector Register
                                                                                          */
                              /*!< Offset: 0x008 (R/W) Debug Core Register Data Register
  IO uint32 t DCRDR;
                               /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register
   IO uint32 t DEMCR;
} CoreDebug Type;
/* Debug Halting Control and Status Register */
#define CoreDebug_DHCSR_DBGKEY_Pos
                                           16
                                                                     /*!< CoreDebug DHCSR:
DBGKEY Position */
#define CoreDebug_DHCSR_DBGKEY_Msk
                                            (0xFFFFUL << CoreDebug DHCSR DBGKEY Pos)
/*!< CoreDebug DHCSR: DBGKEY Mask */
#define CoreDebug DHCSR S RESET ST Pos
                                            25
                                                                      /*!< CoreDebug DHCSR:
S RESET ST Position */
#define CoreDebug DHCSR S RESET ST Msk
                                             (1UL << CoreDebug DHCSR S RESET ST Pos)
```

```
#define CoreDebug DHCSR S RETIRE ST Pos
                                                                 /*!< CoreDebug DHCSR:
                                         24
S RETIRE ST Position */
#define CoreDebug DHCSR S RETIRE_ST_Msk
                                         (1UL << CoreDebug DHCSR S RETIRE ST Pos)
/*! < CoreDebug DHCSR: S RETIRE ST Mask */
                                         19
#define CoreDebug DHCSR S LOCKUP Pos
                                                                 /*! < CoreDebug DHCSR:
S LOCKUP Position */
#define CoreDebug DHCSR S_LOCKUP_Msk
                                         (1UL << CoreDebug DHCSR S LOCKUP Pos)
/*!< CoreDebug DHCSR: S LOCKUP Mask */
#define CoreDebug DHCSR S SLEEP Pos
                                       18
                                                               /*!< CoreDebug DHCSR:
S SLEEP Position */
#define CoreDebug DHCSR S SLEEP Msk
                                        (1UL << CoreDebug DHCSR S SLEEP Pos)
                                                                                  /*!<
CoreDebug DHCSR: S SLEEP Mask */
                                                               /*!< CoreDebug DHCSR:
#define CoreDebug DHCSR S HALT Pos
                                       17
S HALT Position */
#define CoreDebug DHCSR S HALT Msk
                                        (1UL << CoreDebug DHCSR S HALT Pos)
                                                                                  /*!<
CoreDebug DHCSR: S HALT Mask */
#define CoreDebug DHCSR S REGRDY Pos
                                         16
                                                                 /*!< CoreDebug DHCSR:
S REGRDY Position */
#define CoreDebug_DHCSR_S_REGRDY_Msk
                                         (1UL << CoreDebug DHCSR S REGRDY Pos)
/*!< CoreDebug DHCSR: S REGRDY Mask */
#define CoreDebug DHCSR C SNAPSTALL Pos
                                           5
                                                                  /*!< CoreDebug DHCSR:
C SNAPSTALL Position */
#define CoreDebug DHCSR C SNAPSTALL Msk
                                           (1UL << CoreDebug DHCSR C SNAPSTALL Pos)
/*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
                                                                 /*!< CoreDebug DHCSR:
#define CoreDebug DHCSR C MASKINTS Pos
                                           3
C MASKINTS Position */
#define CoreDebug DHCSR C MASKINTS Msk
                                           (1UL << CoreDebug DHCSR C MASKINTS Pos)
/*!< CoreDebug DHCSR: C MASKINTS Mask */
#define CoreDebug DHCSR C STEP Pos
                                       2
                                                              /*!< CoreDebug DHCSR:
C STEP Position */
#define CoreDebug DHCSR_C_STEP_Msk
                                       (1UL << CoreDebug DHCSR C STEP Pos)
                                                                                 /*!<
CoreDebug DHCSR: C STEP Mask */
#define CoreDebug DHCSR C HALT Pos
                                        1
                                                               /*!< CoreDebug DHCSR:
C HALT Position */
#define CoreDebug DHCSR C HALT Msk
                                        (1UL << CoreDebug_DHCSR_C_HALT_Pos)
                                                                                   /*!<
CoreDebug DHCSR: C_HALT Mask */
#define CoreDebug DHCSR C DEBUGEN Pos
                                          0
                                                                 /*!< CoreDebug DHCSR:
C DEBUGEN Position */
#define CoreDebug DHCSR C DEBUGEN Msk
                                          (1UL << CoreDebug DHCSR C DEBUGEN Pos)
/*!< CoreDebug DHCSR: C DEBUGEN Mask */
```

/*!< CoreDebug DHCSR: S RESET ST Mask */

```
/* Debug Core Register Selector Register */
#define CoreDebug DCRSR REGWnR Pos
                                       16
                                                               /*!< CoreDebug DCRSR:
REGWnR Position */
#define CoreDebug DCRSR REGWnR Msk
                                        (1UL << CoreDebug DCRSR REGWnR Pos)
                                                                                   /*!<
CoreDebug DCRSR: REGWnR Mask */
#define CoreDebug DCRSR REGSEL Pos
                                       0
                                                              /*! < CoreDebug DCRSR:
REGSEL Position */
#define CoreDebug_DCRSR_REGSEL_Msk
                                       (0x1FUL << CoreDebug DCRSR REGSEL Pos)
                                                                                   /*!<
CoreDebug DCRSR: REGSEL Mask */
/* Debug Exception and Monitor Control Register */
#define CoreDebug DEMCR TRCENA Pos
                                        24
                                                               /*!< CoreDebug DEMCR:
TRCENA Position */
#define CoreDebug DEMCR TRCENA Msk
                                        (1UL << CoreDebug DEMCR TRCENA Pos)
                                                                                    /*!<
CoreDebug DEMCR: TRCENA Mask */
                                         19
                                                                 /*!< CoreDebug DEMCR:
#define CoreDebug DEMCR MON REQ Pos
MON REQ Position */
#define CoreDebug DEMCR MON REQ Msk
                                         (1UL << CoreDebug DEMCR MON REQ Pos)
/*! < CoreDebug DEMCR: MON_REQ Mask */
#define CoreDebug DEMCR MON STEP Pos
                                         18
                                                                 /*!< CoreDebug DEMCR:
MON STEP Position */
#define CoreDebug DEMCR MON_STEP_Msk
                                          (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
/*!< CoreDebug DEMCR: MON STEP Mask */
#define CoreDebug DEMCR MON PEND Pos
                                          17
                                                                 /*!< CoreDebug DEMCR:
MON PEND Position */
#define CoreDebug DEMCR MON PEND Msk
                                          (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
/*!< CoreDebug DEMCR: MON PEND Mask */
#define CoreDebug DEMCR MON EN Pos
                                        16
                                                                /*!< CoreDebug DEMCR:
MON EN Position */
#define CoreDebug DEMCR MON EN Msk
                                         (1UL << CoreDebug DEMCR MON EN Pos)
                                                                                    /*!<
CoreDebug DEMCR: MON EN Mask */
#define CoreDebug DEMCR VC HARDERR Pos
                                           10
                                                                   /*!< CoreDebug DEMCR:
VC HARDERR Position */
#define CoreDebug DEMCR VC HARDERR Msk
                                           (1UL << CoreDebug DEMCR VC HARDERR Pos)
  /*!< CoreDebug DEMCR: VC HARDERR Mask */
#define CoreDebug DEMCR VC INTERR Pos
                                                                /*!< CoreDebug DEMCR:
VC INTERR Position */
#define CoreDebug DEMCR VC INTERR Msk
                                          (1UL << CoreDebug DEMCR VC INTERR Pos)
/*!< CoreDebug DEMCR: VC INTERR Mask */
#define CoreDebug DEMCR VC BUSERR Pos
                                          8
                                                                 /*!< CoreDebug DEMCR:
VC BUSERR Position */
#define CoreDebug DEMCR VC_BUSERR_Msk
                                          (1UL << CoreDebug DEMCR VC BUSERR Pos)
/*!< CoreDebug DEMCR: VC BUSERR Mask */
```

```
#define CoreDebug DEMCR VC STATERR Pos
                                                                    /*!< CoreDebug DEMCR:
VC STATERR Position */
#define CoreDebug_DEMCR_VC_STATERR_Msk
                                             (1UL << CoreDebug DEMCR VC STATERR Pos)
/*!< CoreDebug DEMCR: VC STATERR Mask */
#define CoreDebug DEMCR VC CHKERR Pos
                                            6
                                                                    /*!< CoreDebug DEMCR:
VC CHKERR Position */
#define CoreDebug DEMCR VC CHKERR Msk
                                            (1UL << CoreDebug DEMCR VC CHKERR Pos)
/*! < CoreDebug DEMCR: VC CHKERR Mask */
#define CoreDebug DEMCR VC NOCPERR Pos
                                             5
                                                                     /*!< CoreDebug DEMCR:
VC NOCPERR Position */
#define CoreDebug_DEMCR_VC_NOCPERR_Msk
                                             (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
/*!< CoreDebug DEMCR: VC NOCPERR Mask */
#define CoreDebug DEMCR VC MMERR Pos
                                            4
                                                                    /*!< CoreDebug DEMCR:
VC MMERR Position */
#define CoreDebug_DEMCR_VC_MMERR_Msk
                                            (1UL << CoreDebug DEMCR VC MMERR Pos)
/*!< CoreDebug DEMCR: VC MMERR Mask */
#define CoreDebug_DEMCR_VC_CORERESET Pos
                                                                      /*!< CoreDebug DEMCR:
VC CORERESET Position */
#define CoreDebug DEMCR_VC_CORERESET_Msk (1UL <<
CoreDebug DEMCR VC CORERESET Pos) /*!< CoreDebug DEMCR: VC CORERESET Mask */
/*@} end of group CMSIS CoreDebug */
/** \ingroup CMSIS core register
  \defgroup CMSIS core base Core Definitions
         Definitions for base addresses, unions, and structures.
  \brief
 (a)
*/
/* Memory mapping of Cortex-M4 Hardware */
#define SCS BASE
                      (0xE000E000UL)
                                                   /*! < System Control Space Base Address */
#define ITM BASE
                      (0xE000000UL)
                                                   /*!< ITM Base Address
#define DWT BASE
                       (0xE0001000UL)
                                                    /*! < DWT Base Address
                                                  /*!< TPI Base Address
#define TPI BASE
                     (0xE0040000UL)
#define CoreDebug BASE
                         (0xE000EDF0UL)
                                                      /*!< Core Debug Base Address
                                                                                      */
                                                        /*! < SysTick Base Address
#define SysTick BASE
                       (SCS BASE + 0x0010UL)
                                                                                      */
#define NVIC BASE
                       (SCS BASE + 0x0100UL)
                                                       /*!< NVIC Base Address
#define SCB BASE
                      (SCS BASE + 0x0D00UL)
                                                       /*! System Control Block Base Address */
                                                     ) /*!< System control Register not in SCB */
#define SCnSCB
                     ((SCnSCB Type
                                    *)
                                        SCS BASE
                                                 ) /*!< SCB configuration struct
#define SCB
                   ((SCB Type
                                     SCB BASE
                                      SysTick BASE ) /*!< SysTick configuration struct
#define SysTick
                   ((SysTick Type *)
                                                                                     */
#define NVIC
                   ((NVIC Type
                                      NVIC BASE ) /*!< NVIC configuration struct
                                                                                    */
                                *) ITM_BASE ) /*!< ITM configuration struct
#define ITM
                  ((ITM Type
                                  *) DWT BASE ) /*!< DWT configuration struct
#define DWT
                   ((DWT Type
                                                                                     */
                                               ) /*!< TPI configuration struct
                  ((TPI Type
                                   TPI BASE
#define TPI
                     ((CoreDebug Type *) CoreDebug BASE) /*!< Core Debug configuration struct
#define CoreDebug
```

```
#if ( MPU PRESENT == 1)
 #define MPU BASE
                       (SCS BASE + 0x0D90UL)
                                                        /*!< Memory Protection Unit
 #define MPU
                                  *) MPU BASE
                                                   ) /*!< Memory Protection Unit
                   ((MPU Type
#endif
#if ( FPU PRESENT == 1)
 #define FPU BASE
                      (SCS BASE + 0x0F30UL)
                                                       /*!< Floating Point Unit
#define FPU
                                                 ) /*!< Floating Point Unit
                  ((FPU Type
                                *) FPU BASE
#endif
/*@} */
Hardware Abstraction Layer
 Core Function Interface contains:
 - Core NVIC Functions
 - Core SysTick Functions
 - Core Debug Functions
 - Core Register Access Functions
/** \defgroup CMSIS Core FunctionInterface Functions and Instructions Reference
/** \ingroup CMSIS Core FunctionInterface
  \defgroup CMSIS Core NVICFunctions NVIC Functions
         Functions that manage interrupts and exceptions via the NVIC.
  \brief
  (a)
*/
/** \brief Set Priority Grouping
 The function sets the priority grouping field using the required unlock sequence.
 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
 Only values from 0..7 are used.
 In case of a conflict between priority grouping and available
 priority bits ( NVIC PRIO BITS), the smallest possible priority group is set.
  \param [in]
              Priority Group Priority grouping field.
 STATIC_INLINE void NVIC_SetPriorityGrouping(uint32 t PriorityGroup)
 uint32 t reg value;
 uint32 t PriorityGroupTmp = (PriorityGroup & (uint32 t)0x07);
                                                             /* only values 0..7 are used
                                                  /* read old register configuration
 reg value = SCB->AIRCR;
```

```
reg value &= ~(SCB AIRCR VECTKEY Msk | SCB AIRCR PRIGROUP Msk);
                                                                                       /* clear bits to
change
 reg value = (reg value
         ((uint32 t)0x5FA << SCB AIRCR VECTKEY Pos)
         (PriorityGroupTmp << 8));
                                                       /* Insert write key and priorty group */
 SCB->AIRCR = reg value;
/** \brief Get Priority Grouping
 The function reads the priority grouping field from the NVIC Interrupt Controller.
                 Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
  \return
  STATIC INLINE uint32 t NVIC GetPriorityGrouping(void)
 return ((SCB->AIRCR & SCB AIRCR PRIGROUP Msk) >> SCB AIRCR PRIGROUP Pos); /* read
priority grouping field */
}
/** \brief Enable External Interrupt
  The function enables a device-specific interrupt in the NVIC interrupt controller.
                IRQn External interrupt number. Value cannot be negative.
  \param [in]
  STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
/* NVIC->ISER[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F)); enable interrupt */
 NVIC->ISER[(uint32\ t)((int32\ t)IROn)>>5] = (uint32\ t)(1 << ((uint32\ t)((int32\ t)IROn) &
(uint32 t)0x1F)); /* enable interrupt */
/** \brief Disable External Interrupt
  The function disables a device-specific interrupt in the NVIC interrupt controller.
                IRQn External interrupt number. Value cannot be negative.
  \param [in]
  STATIC INLINE void NVIC DisableIRQ(IRQn Type IRQn)
 NVIC->ICER[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F)); /* disable interrupt */
/** \brief Get Pending Interrupt
  The function reads the pending register in the NVIC and returns the pending bit
```

for the specified interrupt.

```
\param [in]
                IRQn Interrupt number.
  \return
                0 Interrupt status is not pending.
                1 Interrupt status is pending.
  \return
  STATIC INLINE uint32 t NVIC GetPendingIRQ(IRQn Type IRQn)
 return((uint32 t) ((NVIC->ISPR[(uint32 t)(IRQn) >> 5] & (1 << ((uint32 t)(IRQn) & 0x1F)))?1:0)); /* Return
1 if pending else 0 */
/** \brief Set Pending Interrupt
  The function sets the pending bit of an external interrupt.
  \param [in]
                IRQn Interrupt number. Value cannot be negative.
  STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 NVIC->ISPR[((uint32 t)(IRQn) \gg 5)] = (1 << ((uint32 t)(IRQn) & 0x1F)); /* set interrupt pending */
/** \brief Clear Pending Interrupt
  The function clears the pending bit of an external interrupt.
  \param [in]
                IRQn External interrupt number. Value cannot be negative.
  STATIC INLINE void NVIC ClearPendingIRQ(IRQn Type IRQn)
 NVIC->ICPR[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F)); /* Clear pending interrupt */
/** \brief Get Active Interrupt
  The function reads the active register in NVIC and returns the active bit.
  \param [in]
                IRQn Interrupt number.
  \return
                0 Interrupt status is not active.
                1 Interrupt status is active.
  \return
  STATIC INLINE uint32 t NVIC GetActive(IRQn Type IRQn)
 return((uint32 t)((NVIC->IABR[(uint32 t)(IRQn) >> 5] & (1 << ((uint32 t)(IRQn) & 0x1F)))?1:0)); /* Return
1 if active else 0 */
}
```

```
/** \brief Set Interrupt Priority
  The function sets the priority of an interrupt.
  \note The priority cannot be set for every core interrupt.
                 IRQn Interrupt number.
  \param [in]
  \param [in] priority Priority to set.
  STATIC INLINE void NVIC SetPriority(IRQn Type IRQn, uint32 t priority)
 if(IRQn < 0) {
  SCB->SHP[((uint32 t)(IRQn) & 0xF)-4] = ((priority << (8 - NVIC PRIO BITS)) & 0xff); \(\rangle /*\) set Priority
for Cortex-M System Interrupts */
 else {
  NVIC \rightarrow IP[(uint32\ t)(IRQn)] = ((priority << (8 - NVIC\ PRIO\ BITS)) & 0xff);  /* set Priority for
device specific Interrupts */
}
/** \brief Get Interrupt Priority
  The function reads the priority of an interrupt. The interrupt
  number can be positive to specify an external (device specific)
  interrupt, or negative to specify an internal (core) interrupt.
  \param [in] IRQn Interrupt number.
  \return
                 Interrupt Priority. Value is aligned automatically to the implemented
              priority bits of the microcontroller.
  STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
 if(IRQn < 0) {
  return((uint32 t)(SCB->SHP[((uint32 t)(IRQn) & 0xF)-4] >> (8 - NVIC PRIO BITS))); \rangle /* get priority
for Cortex-M system interrupts */
 else {
  return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - NVIC PRIO BITS))); } /* get priority for
device specific interrupts */
}
/** \brief Encode Priority
  The function encodes the priority for an interrupt with the given priority group,
  preemptive priority value, and subpriority value.
  In case of a conflict between priority grouping and available
  priority bits ( NVIC PRIO BITS), the samllest possible priority group is set.
                PriorityGroup Used priority group.
  \param [in]
```

```
\param [in] PreemptPriority Preemptive priority value (starting from 0).
  \param [in]
                 SubPriority Subpriority value (starting from 0).
                      Encoded priority. Value can be used in the function \ref NVIC SetPriority().
  \return
  STATIC INLINE uint32 t NVIC EncodePriority (uint32 t PriorityGroup, uint32 t PreemptPriority, uint32 t
SubPriority)
                                                          /* only values 0..7 are used
                                                                                           */
 uint32 t PriorityGroupTmp = (PriorityGroup & 0x07);
 uint32 t PreemptPriorityBits;
 uint32 t SubPriorityBits;
 PreemptPriorityBits = ((7 - PriorityGroupTmp) > NVIC PRIO BITS)? NVIC PRIO BITS: 7 -
PriorityGroupTmp;
 SubPriorityBits
                  = ((PriorityGroupTmp + NVIC PRIO BITS) < 7) ? 0 : PriorityGroupTmp - 7 +
NVIC PRIO BITS;
 return (
      ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits)
      ((SubPriority
                    & ((1 << (SubPriorityBits )) - 1)))
     );
}
/** \brief Decode Priority
  The function decodes an interrupt priority value with a given priority group to
  preemptive priority value and subpriority value.
  In case of a conflict between priority grouping and available
  priority bits ( NVIC PRIO BITS) the samllest possible priority group is set.
                  Priority Priority value, which can be retrieved with the function \ref NVIC GetPriority().
  \param [in]
               PriorityGroup Used priority group.
  \param [in]
  \param [out] pPreemptPriority Preemptive priority value (starting from 0).
                pSubPriority Subpriority value (starting from 0).
  \param [out]
  STATIC INLINE void NVIC DecodePriority (uint32 t Priority, uint32 t PriorityGroup, uint32 t*
pPreemptPriority, uint32 t* pSubPriority)
 uint32 t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used
                                                                                           */
 uint32 t PreemptPriorityBits;
 uint32 t SubPriorityBits;
 PreemptPriorityBits = ((7 - PriorityGroupTmp) > NVIC PRIO BITS)? NVIC PRIO BITS: 7 -
PriorityGroupTmp;
 SubPriorityBits
                  = ((PriorityGroupTmp + NVIC PRIO BITS) < 7) ? 0 : PriorityGroupTmp - 7 +
NVIC PRIO BITS;
 *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
 *pSubPriority
                 = (Priority
                                      ) & ((1 << (SubPriorityBits )) - 1);
```

```
/** \brief System Reset
  The function initiates a system reset request to reset the MCU.
  STATIC INLINE void NVIC SystemReset(void)
                                      /* Ensure all outstanding memory accesses included
 DSB();
                                    buffered write are completed before reset */
 SCB->AIRCR = ((0x5FA << SCB\_AIRCR\_VECTKEY\_Pos)
         (SCB->AIRCR & SCB AIRCR PRIGROUP Msk)
         SCB AIRCR SYSRESETREQ Msk);
                                                     /* Keep priority group unchanged */
                                      /* Ensure completion of memory access */
   DSB();
                                     /* wait until reset */
 while(1);
/*@} end of CMSIS Core NVICFunctions */
SysTick function
/** \ingroup CMSIS Core FunctionInterface
  \defgroup CMSIS Core SysTickFunctions SysTick Functions
  \brief
          Functions that configure the System.
 @{
*/
#if ( Vendor SysTickConfig == 0)
/** \brief System Tick Configuration
  The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
  Counter is in free running mode to generate periodic interrupts.
  \param [in] ticks Number of ticks between two interrupts.
  \return
             0 Function succeeded.
             1 Function failed.
  \return
         When the variable <b>__Vendor SysTickConfig</b> is set to 1, then the
  function <b>SysTick Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
  must contain a vendor-specific implementation of this function.
*/
  STATIC INLINE uint32 t SysTick Config(uint32 t ticks)
 if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
                                             /* set reload register */
 SysTick->LOAD = ticks - 1;
 NVIC SetPriority (SysTick IRQn, (1<< NVIC PRIO BITS) - 1); /* set Priority for Systick Interrupt */
                                          /* Load the SysTick Counter Value */
 SysTick->VAL = 0;
 SysTick->CTRL = SysTick CTRL CLKSOURCE Msk |
```

```
SysTick CTRL TICKINT Msk |
          SysTick CTRL ENABLE Msk;
                                                   /* Enable SysTick IRQ and SysTick Timer */
                                     /* Function successful */
 return (0);
#endif
/*@} end of CMSIS Core SysTickFunctions */
/* ########################### Debug In/Output function
/** \ingroup CMSIS Core FunctionInterface
  \defgroup CMSIS core DebugFunctions ITM Functions
  brief Functions that access the ITM debug interface.
 (a)
*/
                                             /*!< External variable to receive characters.
extern volatile int32_t ITM_RxBuffer;
               ITM RXBUFFER EMPTY 0x5AA55AA5 /*! < Value identifying \ref ITM RxBuffer is
ready for next character. */
/** \brief ITM Send Character
  The function transmits a character via the ITM channel 0, and
  \li Just returns when no debugger is connected that has booked the output.
  \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]
              ch Character to transmit.
  \returns
               Character to transmit.
  STATIC INLINE uint32 t ITM SendChar (uint32 t ch)
 if ((ITM->TCR & ITM TCR ITMENA Msk)
                                                    && /* ITM enabled */
   (ITM->TER & (1UL << 0)
                                               /* ITM Port #0 enabled */
                               )
  while (ITM->PORT[0].u32 == 0);
  ITM->PORT[0].u8 = (uint8 t) ch;
 return (ch);
/** \brief ITM Receive Character
  The function inputs a character via the external variable \ref ITM RxBuffer.
  \return
               Received character.
            -1 No character pending.
  \return
```

```
STATIC INLINE int32 t ITM ReceiveChar (void) {
int32_t ch = -1;
                         /* no character available */
 if (ITM RxBuffer != ITM RXBUFFER EMPTY) {
  ch = ITM RxBuffer;
 ITM RxBuffer = ITM RXBUFFER_EMPTY; /* ready for next character */
return (ch);
/** \brief ITM Check Character
  The function checks whether a character is pending for reading in the variable \ref ITM RxBuffer.
  \return
           0 No character available.
           1 Character available.
  \return
 STATIC INLINE int32 t ITM CheckChar (void) {
 if (ITM RxBuffer == ITM RXBUFFER EMPTY) {
 return (0);
                         /* no character available */
 } else {
                            character available */
 return (1);
/*@} end of CMSIS core DebugFunctions */
#endif/* CORE CM4 H DEPENDANT */
#ifdef cplusplus
#endif
#endif /* CMSIS GENERIC */
* @file core cm4 simd.h
* @brief CMSIS Cortex-M4 SIMD Header File
* @version V3.30
* @date
        17. February 2014
* @note
*****************************
/* Copyright (c) 2009 - 2014 ARM LIMITED
 All rights reserved.
```

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#if defined (__ICCARM__) #pragma system include /* treat file as system include file for MISRA check */ #endif #ifndef __CORE_CM4_SIMD_H #define __CORE CM4 SIMD H #ifdef cplusplus extern "C" { #endif Hardware Abstraction Laver ******************************** /* ################ Compiler specific Intrinsics ################################ */ /** \defgroup CMSIS SIMD intrinsics CMSIS SIMD Intrinsics Access to dedicated SIMD instructions (a)#if defined (CC ARM) /*------------------*/ /* ARM armcc specific functions */ #define __SADD8 __sadd8 __qadd8 #define _QADD8 __shadd8 #define SHADD8 #define UADD8 uadd8

#defineU	QADD8	uqadd8
#defineU	HADD8	uhadd8
#defineSS	SUB8	ssub8
#defineQ	SUB8	qsub8
#defineSI	HSUB8	shsub8
#defineU	SUB8	usub8
#defineU	QSUB8	uqsub8
#defineU	HSUB8	uhsub8
#defineSA	ADD16	sadd16
#defineQ	ADD16	qadd16
#defineSI	HADD16	shadd16
#defineU	ADD16	uadd16
#defineU	QADD16	uqadd16
#defineU	HADD16	uhadd16
#defineSS	SUB16	ssub16
#defineQ	SUB16	qsub16
#defineSI	HSUB16	shsub16
#defineU	SUB16	usub16
#defineU	QSUB16	uqsub16
	HSUB16	uhsub16
	ASX	sasx
#defineQ	ASX	qasx
	HASX	shasx
#defineU	ASX	uasx
#defineU	QASX	uqasx
	HASX	uhasx
#defineSS	SAX	ssax
`	SAX	qsax
	HSAX	shsax
	SAX	usax
	QSAX	uqsax
	HSAX	uhsax
	SAD8	usad8
	SADA8	usada8
	SAT16	ssat16
	SAT16	usat16
	XTB16	uxtb16
	XTAB16	uxtab16
	XTB16	_sxtb16
	XTAB16	sxtab16
	MUAD	smuad
	MUADX	smuadx
	MLAD	smlad
	MLADX	smladx
	MLALD	smlald
	MLALDX	smlaldx
	MUSD	smusd
	MUSDX	smusdx
	MLSD	smlsd
	MLSDX	smlsdx
	MLSLD	smlsld
#defineSN	MLSLDX	smlsldx

```
#define SEL
                              sel
#define QADD
                              qadd
#define QSUB
                               qsub
#define PKHBT(ARG1,ARG2,ARG3) (((((uint32 t)(ARG1)) ) & 0x0000FFFFUL) | \
                       ((((uint32 t)(ARG2)) << (ARG3)) & 0xFFFF0000UL))
                                         ( ((((uint32 t)(ARG1))
#define PKHTB(ARG1,ARG2,ARG3)
                                                                  ) & 0xFFFF0000UL) | \
                       ((((uint32 t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL))
#define SMMLA(ARG1,ARG2,ARG3)
                                          ((int32 t)(((int64 t)(ARG1) * (ARG2)) + (ARG2))
                             ((int64 t)(ARG3) << 32)
                                                     ) >> 32)
#elif defined ( GNUC ) /*----*/
/* GNU gcc specific functions */
 attribute ((always inline)) STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
  attribute ((always inline)) STATIC INLINE uint32 t SHADD8(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
 attribute ((always inline)) STATIC INLINE uint32 t UADD8(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
  attribute__((always_inline))__STATIC_INLINE uint32_t UQADD8(uint32_t op1, uint32_t op2)
 uint32 t result;
```

```
ASM volatile ("ugadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute ((always inline)) STATIC INLINE uint32 t SSUB8(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
  attribute ((always inline)) STATIC INLINE uint32 t QSUB8(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
}
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
uint32_t result;
 ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
uint32 t result;
  ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute ((always inline)) STATIC INLINE uint32 t QADD16(uint32 t op1, uint32 t op2)
uint32 t result;
 ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute ((always inline)) STATIC INLINE uint32 t SHADD16(uint32 t op1, uint32 t op2)
uint32 t result;
  ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 _attribute__((always_inline))__STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
uint32 t result;
 ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute ((always inline)) STATIC INLINE uint32 t UQADD16(uint32 t op1, uint32 t op2)
uint32 t result;
 ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
```

```
uint32 t result;
  ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
uint32 t result;
  ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
uint32 t result;
  ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute ((always inline)) STATIC INLINE uint32 t SHSUB16(uint32 t op1, uint32 t op2)
uint32_t result;
  ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
uint32 t result;
  ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
uint32 t result;
  ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute ((always inline)) STATIC INLINE uint32 t UHSUB16(uint32 t op1, uint32 t op2)
uint32 t result;
  ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
```

```
attribute ((always inline)) STATIC INLINE uint32 t SASX(uint32 t op1, uint32 t op2)
uint32 t result;
 ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
uint32_t result;
  ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute ((always inline)) STATIC INLINE uint32 t SHASX(uint32 t op1, uint32 t op2)
uint32 t result;
 ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute ((always inline)) STATIC INLINE uint32 t UASX(uint32 t op1, uint32 t op2)
uint32 t result;
  ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
uint32 t result;
 ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute ((always inline)) STATIC INLINE uint32 t UHASX(uint32 t op1, uint32 t op2)
uint32 t result;
 ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
```

```
uint32 t result;
   ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
 uint32_t result;
   ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute ((always inline)) STATIC INLINE uint32 t USAX(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
}
  attribute ((always inline)) STATIC INLINE uint32 t USAD8(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
```

```
}
  attribute ((always inline)) STATIC INLINE uint32 t USADA8(uint32 t op1, uint32 t op2, uint32 t
op3)
 uint32 t result;
   ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 return(result);
#define SSAT16(ARG1,ARG2) \
({
 uint32 t RES, ARG1 = (ARG1); \
   ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
   RES; \
})
#define USAT16(ARG1,ARG2)\
({
 uint32 t RES, ARG1 = (ARG1); \
   ASM ("usat16 %0, %1, %2" : "=r" ( RES) : "I" (ARG2), "r" ( ARG1) ); \
   RES; \
})
  attribute ((always inline)) STATIC INLINE uint32 t UXTB16(uint32 t op1)
 uint32 t result;
   ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return(result);
  attribute ((always inline)) STATIC INLINE uint32 t UXTAB16(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
 uint32 t result;
   ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return(result);
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
 uint32_t result;
```

```
ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute ((always inline)) STATIC INLINE uint32 t SMUAD (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute ((always inline)) STATIC INLINE uint32 t SMUADX (uint32 t op1, uint32 t op2)
 uint32 t result;
 __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
}
 attribute ((always inline)) STATIC INLINE uint32 t SMLAD (uint32 t op1, uint32 t op2, uint32 t
op3)
 uint32 t result;
   ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2,
uint32 t op3)
 uint32 t result;
 ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 return(result);
  attribute ((always inline)) STATIC INLINE uint64 t SMLALD (uint32 t op1, uint32 t op2,
uint64 t acc)
 union llreg u{
  uint32 t w32[2];
  uint64 t w64;
 } llr;
 11r.w64 = acc;
#ifndef __ARMEB__ // Little endian
   ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2), "0"
(llr.w32[0]), "1" (llr.w32[1]));
#else
             // Big endian
```

```
ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2), "0"
(llr.w32[1]), "1" (llr.w32[0]));
#endif
 return(llr.w64);
  attribute ((always inline)) STATIC INLINE uint64 t SMLALDX (uint32 t op1, uint32 t op2,
uint64 t acc)
 union llreg u{
  uint32 t w32[2];
  uint64 t w64;
 } llr;
 11r.w64 = acc;
#ifndef ARMEB // Little endian
   _ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0"
(llr.w32[0]), "1" (llr.w32[1]));
             // Big endian
#else
   ASM volatile ("smlaldx %0, %1, %2, %3": "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2), "0"
(llr.w32[1]), "1" (llr.w32[0]));
#endif
 return(llr.w64);
  attribute ((always inline)) STATIC INLINE uint32 t SMUSD (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
  attribute ((always inline)) STATIC INLINE uint32 t SMUSDX (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 return(result);
}
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t
op3)
 uint32 t result;
   ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 return(result);
```

```
attribute ((always inline)) STATIC INLINE uint32 t SMLSDX (uint32 t op1, uint32 t op2,
uint32 t op3)
 uint32 t result;
 ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 return(result);
  attribute ((always inline)) STATIC INLINE uint64 t SMLSLD (uint32 t op1, uint32 t op2,
uint64 t acc)
{
 union llreg u{
  uint32 t w32[2];
  uint64 t w64;
 } llr;
 11r.w64 = acc;
#ifndef ARMEB // Little endian
   ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0"
(llr.w32[0]), "1" (llr.w32[1]));
             // Big endian
#else
   ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0"
(llr.w32[1]), "1" (llr.w32[0]));
#endif
 return(llr.w64);
  attribute ((always inline)) STATIC INLINE uint64 t SMLSLDX (uint32 t op1, uint32 t op2,
uint64 t acc)
{
 union llreg u{
  uint32 t w32[2];
  uint64 t w64;
 } llr;
 11r.w64 = acc:
#ifndef ARMEB // Little endian
   ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2), "0"
(llr.w32[0]), "1" (llr.w32[1]));
             // Big endian
#else
   ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0"
(llr.w32[1]), "1" (llr.w32[0]));
#endif
 return(llr.w64);
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL (uint32_t op1, uint32_t op2)
 uint32 t result;
```

```
ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
 attribute ((always inline)) STATIC INLINE uint32 t QADD(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
  attribute ((always inline)) STATIC INLINE uint32 t QSUB(uint32 t op1, uint32 t op2)
 uint32 t result;
 __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return(result);
}
#define PKHBT(ARG1,ARG2,ARG3) \
({
uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
  ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" ( RES) : "r" ( ARG1), "r" ( ARG2), "I" (ARG3) );
   RES; \
})
#define PKHTB(ARG1,ARG2,ARG3) \
 uint32 t RES, ARG1 = (ARG1), ARG2 = (ARG2);
 if (ARG3 == 0)
  ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \
 else \
    _ASM ("pkhtb %0, %1, %2, asr %3" : "=r" ( RES) : "r" ( ARG1), "r" ( ARG2), "I" (ARG3) ); \
   RES; \
})
 attribute ((always inline)) STATIC INLINE uint32 t SMMLA (int32 t op1, int32 t op2, int32 t
op3)
int32_t result;
  ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) );
return(result);
#elif defined ( __ICCARM__ ) /*-----*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
```

```
#elif defined ( TMS470 ) /*-----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*----*/
/* TASKING carm specific functions */
/* not yet supported */
#elif defined ( CSMC ) /*-----*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@} end of group CMSIS SIMD intrinsics */
#ifdef cplusplus
#endif
#endif/* CORE CM4 SIMD H */
* @file core cmFunc.h
* @brief CMSIS Cortex-M Core Function Access Header File
* @version V3.30
* @date
      17. February 2014
 @note
********************************
/* Copyright (c) 2009 - 2014 ARM LIMITED
```

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*/

```
#ifndef CORE CMFUNC_H
#define CORE CMFUNC H
/** \ingroup CMSIS Core FunctionInterface
 \defgroup CMSIS Core RegAccFunctions CMSIS Core Register Access Functions
 (a)
*/
#if defined ( CC ARM) /*-----*/
/* ARM armcc specific functions */
#if ( ARMCC VERSION < 400677)
 #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/* intrinsic void __enable_irq();
/* intrinsic void disable irq();
/** \brief Get Control Register
  This function returns the content of the Control Register.
              Control Register value
  \return
 STATIC_INLINE uint32_t __get_CONTROL(void)
register uint32 t regControl ASM("control");
 return( regControl);
/** \brief Set Control Register
  This function writes the given value to the Control Register.
  \param [in] control Control Register value to set
 STATIC_INLINE void __set_CONTROL(uint32_t control)
register uint32 t regControl ASM("control");
```

```
regControl = control;
/** \brief Get IPSR Register
  This function returns the content of the IPSR Register.
                 IPSR Register value
  \return
  STATIC_INLINE uint32_t __get_IPSR(void)
register uint32_t __regIPSR __ASM("ipsr");
return( regIPSR);
/** \brief Get APSR Register
  This function returns the content of the APSR Register.
  \return
                 APSR Register value
  STATIC_INLINE uint32_t __get_APSR(void)
register uint32_t __regAPSR __ASM("apsr");
 return( regAPSR);
/** \brief Get xPSR Register
  This function returns the content of the xPSR Register.
  \return
                xPSR Register value
  _STATIC_INLINE uint32_t __get_xPSR(void)
 register uint32 t regXPSR ASM("xpsr");
 return(_ regXPSR);
/** \brief Get Process Stack Pointer
  This function returns the current value of the Process Stack Pointer (PSP).
                 PSP Register value
  \return
  STATIC_INLINE uint32_t __get_PSP(void)
 register uint32 t regProcessStackPointer ASM("psp");
```

```
return( regProcessStackPointer);
/** \brief Set Process Stack Pointer
  This function assigns the given value to the Process Stack Pointer (PSP).
  \param [in] topOfProcStack Process Stack Pointer value to set
  STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 register uint32 t regProcessStackPointer ASM("psp");
   regProcessStackPointer = topOfProcStack;
/** \brief Get Main Stack Pointer
  This function returns the current value of the Main Stack Pointer (MSP).
  \return
                 MSP Register value
  STATIC_INLINE uint32_t __get_MSP(void)
 register uint32 t regMainStackPointer ASM("msp");
 return( regMainStackPointer);
/** \brief Set Main Stack Pointer
  This function assigns the given value to the Main Stack Pointer (MSP).
  \param [in] topOfMainStack Main Stack Pointer value to set
  STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 register uint32_t __regMainStackPointer __ASM("msp");
   regMainStackPointer = topOfMainStack;
/** \brief Get Priority Mask
  This function returns the current state of the priority mask bit from the Priority Mask Register.
  \return
                 Priority Mask value
  STATIC_INLINE uint32_t __get_PRIMASK(void)
 register uint32 t regPriMask
                                   ASM("primask");
```

```
return( regPriMask);
/** \brief Set Priority Mask
  This function assigns the given value to the Priority Mask Register.
  \param [in] priMask Priority Mask
  STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 register uint32_t __regPriMask __ASM("primask");
   regPriMask = (priMask);
#if
      ( CORTEX M \ge 0x03)
/** \brief Enable FIQ
  This function enables FIQ interrupts by clearing the F-bit in the CPSR.
  Can only be executed in Privileged modes.
#define __enable_fault_irq ___enable_fiq
/** \brief Disable FIQ
  This function disables FIQ interrupts by setting the F-bit in the CPSR.
  Can only be executed in Privileged modes.
#define disable fault irq
                                 disable fiq
/** \brief Get Base Priority
  This function returns the current value of the Base Priority register.
                 Base Priority register value
  \return
  STATIC_INLINE uint32_t __get_BASEPRI(void)
 register uint32 t regBasePri ASM("basepri");
 return(_ regBasePri);
/** \brief Set Base Priority
```

This function assigns the given value to the Base Priority register.

```
\param [in] basePri Base Priority value to set
  STATIC_INLINE void __set_BASEPRI(uint32 t basePri)
 register uint32 t regBasePri
                               ASM("basepri");
  regBasePri = (basePri \& 0xff);
/** \brief Get Fault Mask
  This function returns the current value of the Fault Mask register.
  \return
                Fault Mask register value
  STATIC INLINE uint32 t get FAULTMASK(void)
 register uint32 t regFaultMask ASM("faultmask");
return( regFaultMask);
/** \brief Set Fault Mask
  This function assigns the given value to the Fault Mask register.
  \param [in] faultMask Fault Mask value to set
  STATIC INLINE void set FAULTMASK(uint32 t faultMask)
 register uint32 t regFaultMask ASM("faultmask");
   regFaultMask = (faultMask & (uint32 t)1);
#endif /* ( CORTEX M >= 0x03) */
#if
      ( CORTEX M == 0x04)
/** \brief Get FPSCR
  This function returns the current value of the Floating Point Status/Control register.
  \return
                Floating Point Status/Control register value
  STATIC_INLINE uint32_t __get_FPSCR(void)
#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 register uint32_t __regfpscr __ASM("fpscr");
 return( regfpscr);
#else
 return(0);
```

```
#endif
/** \brief Set FPSCR
  This function assigns the given value to the Floating Point Status/Control register.
  \param [in] fpscr Floating Point Status/Control value to set
  STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 register uint32 t regfpscr
                            ASM("fpscr");
   regfpscr = (fpscr);
#endif
\#endif /* (__CORTEX_M == 0x04) */
#elif defined ( GNUC ) /*-----*/
/* GNU gcc specific functions */
/** \brief Enable IRQ Interrupts
 This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 Can only be executed in Privileged modes.
  attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
   ASM volatile ("cpsie i" : : : "memory");
/** \brief Disable IRQ Interrupts
 This function disables IRQ interrupts by setting the I-bit in the CPSR.
 Can only be executed in Privileged modes.
  _attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
   ASM volatile ("cpsid i" : : : "memory");
/** \brief Get Control Register
  This function returns the content of the Control Register.
  \return
                 Control Register value
```

```
attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
 uint32 t result;
   ASM volatile ("MRS %0, control" : "=r" (result) );
 return(result);
/** \brief Set Control Register
  This function writes the given value to the Control Register.
  \param [in] control Control Register value to set
  _attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
   ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
/** \brief Get IPSR Register
  This function returns the content of the IPSR Register.
                  IPSR Register value
  \return
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 uint32_t result;
   ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 return(result);
/** \brief Get APSR Register
  This function returns the content of the APSR Register.
  \return
                  APSR Register value
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, apsr" : "=r" (result) );
 return(result);
}
/** \brief Get xPSR Register
```

```
This function returns the content of the xPSR Register.
                  xPSR Register value
  \return
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 uint32 t result;
   ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 return(result);
/** \brief Get Process Stack Pointer
  This function returns the current value of the Process Stack Pointer (PSP).
  \return
                  PSP Register value
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 register uint32 t result;
   _ASM volatile ("MRS %0, psp\n": "=r" (result));
 return(result);
/** \brief Set Process Stack Pointer
  This function assigns the given value to the Process Stack Pointer (PSP).
  \param [in] topOfProcStack Process Stack Pointer value to set
  attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
   ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
/** \brief Get Main Stack Pointer
  This function returns the current value of the Main Stack Pointer (MSP).
  \return
                  MSP Register value
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 register uint32 t result;
```

ASM volatile ("MRS %0, msp\n" : "=r" (result));

```
return(result);
/** \brief Set Main Stack Pointer
  This function assigns the given value to the Main Stack Pointer (MSP).
  \param [in] topOfMainStack Main Stack Pointer value to set
  _attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
   ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
/** \brief Get Priority Mask
  This function returns the current state of the priority mask bit from the Priority Mask Register.
  \return
                 Priority Mask value
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 uint32_t result;
   ASM volatile ("MRS %0, primask" : "=r" (result) );
 return(result);
/** \brief Set Priority Mask
  This function assigns the given value to the Priority Mask Register.
  \param [in] priMask Priority Mask
  _attribute__((always_inline))__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
   ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
#if
      ( CORTEX M \ge 0x03)
/** \brief Enable FIQ
  This function enables FIQ interrupts by clearing the F-bit in the CPSR.
  Can only be executed in Privileged modes.
  _attribute__((always_inline))__STATIC_INLINE void __enable_fault_irq(void)
```

```
/** \brief Disable FIQ
  This function disables FIQ interrupts by setting the F-bit in the CPSR.
  Can only be executed in Privileged modes.
  attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
   ASM volatile ("cpsid f" : : : "memory");
/** \brief Get Base Priority
  This function returns the current value of the Base Priority register.
  \return
                  Base Priority register value
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 uint32 t result;
   ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 return(result);
/** \brief Set Base Priority
  This function assigns the given value to the Base Priority register.
  \param [in] basePri Base Priority value to set
  attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
   ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
/** \brief Get Fault Mask
  This function returns the current value of the Fault Mask register.
  \return
                  Fault Mask register value
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 uint32_t result;
```

ASM volatile ("cpsie f" : : : "memory");

```
return(result);
/** \brief Set Fault Mask
  This function assigns the given value to the Fault Mask register.
  \param [in] faultMask Fault Mask value to set
  attribute__( ( always_inline ) ) __STATIC_INLINE void __set FAULTMASK(uint32 t faultMask)
   ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
#endif /* ( CORTEX M >= 0x03) */
#if
      (CORTEX M == 0x04)
/** \brief Get FPSCR
  This function returns the current value of the Floating Point Status/Control register.
  \return
                 Floating Point Status/Control register value
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
\#if(FPUPRESENT == 1) \&\&(FPUUSED == 1)
 uint32 t result;
 /* Empty asm statement works as a scheduling barrier */
   ASM volatile ("");
  ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
  ASM volatile ("");
 return(result);
#else
 return(0);
#endif
}
/** \brief Set FPSCR
  This function assigns the given value to the Floating Point Status/Control register.
  \param [in] fpscr Floating Point Status/Control value to set
  _attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
    FPU PRESENT == 1) && (FPU USED == 1)
```

ASM volatile ("MRS %0, faultmask" : "=r" (result));

```
/* Empty asm statement works as a scheduling barrier */
__ASM volatile ("");
_ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
  ASM volatile ("");
#endif
#endif /* ( CORTEX M == 0x04) */
#elif defined ( ICCARM ) /*-----*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( __TMS470__ ) /*-----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( __TASKING___) /*-----*/
/* TASKING carm specific functions */
* The CMSIS functions have been implemented as intrinsics in the compiler.
* Please use "carm -?i" to get an up to date list of all intrinsics,
* Including the CMSIS ones.
*/
#elif defined ( __CSMC__ ) /*-----*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@} end of CMSIS Core RegAccFunctions */
#endif /* CORE CMFUNC H */
* @file core cmInstr.h
* @brief CMSIS Cortex-M Core Instruction Access Header File
* @version V3.30
* @date 17. February 2014
* @note
******************************
/* Copyright (c) 2009 - 2014 ARM LIMITED
 All rights reserved.
```

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#ifndef CORE CMINSTR H #define CORE CMINSTR H /** \defgroup CMSIS Core InstructionInterface CMSIS Core Instruction Interface Access to dedicated instructions (a)*/ #if defined (__CC_ARM) /*------RealView Compiler -----*/ /* ARM armcc specific functions */ #if (ARMCC VERSION < 400677) #error "Please use ARM Compiler Toolchain V4.0.677 or later!" #endif /** \brief No Operation No Operation does nothing. This instruction can be used for code alignment purposes. #define NOP nop /** \brief Wait For Interrupt

Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.

```
#define __WFI
                                wfi
/** \brief Wait For Event
  Wait For Event is a hint instruction that permits the processor to enter
  a low-power state until one of a number of events occurs.
#define WFE
                                wfe
/** \brief Send Event
  Send Event is a hint instruction. It causes an event to be signaled to the CPU.
#define SEV
                                sev
/** \brief Instruction Synchronization Barrier
  Instruction Synchronization Barrier flushes the pipeline in the processor,
  so that all instructions following the ISB are fetched from cache or
  memory, after the instruction has been completed.
#define ISB()
                                isb(0xF)
/** \brief Data Synchronization Barrier
  This function acts as a special kind of Data Memory Barrier.
  It completes when all explicit memory accesses before this instruction complete.
#define DSB()
                                   dsb(0xF)
/** \brief Data Memory Barrier
  This function ensures the apparent order of the explicit memory operations before
  and after the instruction, without ensuring their completion.
#define DMB()
                                 dmb(0xF)
/** \brief Reverse byte order (32 bit)
  This function reverses the byte order in integer value.
  \param [in] value Value to reverse
  \return
                 Reversed value
#define REV
                                  rev
```

```
/** \brief Reverse byte order (16 bit)
  This function reverses the byte order in two unsigned short values.
  \param [in] value Value to reverse
  \return
                 Reversed value
*/
#ifndef NO EMBEDDED ASM
  attribute ((section(".rev16 text"))) STATIC INLINE ASM uint32 t REV16(uint32 t value)
 rev16 r0, r0
 bx lr
#endif
/** \brief Reverse byte order in signed short value
  This function reverses the byte order in a signed short value with sign extension to integer.
  \param [in] value Value to reverse
                 Reversed value
  \return
#ifndef NO EMBEDDED ASM
  attribute ((section(".revsh text"))) STATIC INLINE ASM int32 t REVSH(int32 t value)
 revsh r0, r0
 bx lr
#endif
/** \brief Rotate Right in unsigned value (32 bit)
  This function Rotate Right (immediate) provides the value of the contents of a register rotated by a variable
number of bits.
  \param [in] value Value to rotate
  \param [in] value Number of Bits to rotate
  \return
                 Rotated value
#define ROR
                                  ror
/** \brief Breakpoint
  This function causes the processor to enter Debug state.
  Debug tools can use this to investigate system state when the instruction at a particular address is reached.
```

If required, a debugger can use it to store additional information about the breakpoint.

\param [in] value is ignored by the processor.

```
#define BKPT(value)
                                    breakpoint(value)
#if
      (\_CORTEX M \ge 0x03)
/** \brief Reverse bit order of value
  This function reverses the bit order of the given value.
  \param [in] value Value to reverse
  \return
                 Reversed value
*/
#define RBIT
                                  rbit
/** \brief LDR Exclusive (8 bit)
  This function performs a exclusive LDR command for 8 bit value.
  \param [in] ptr Pointer to data
                value of type uint8_t at (*ptr)
  \return
#define LDREXB(ptr)
                                    ((uint8 t) ldrex(ptr))
/** \brief LDR Exclusive (16 bit)
  This function performs a exclusive LDR command for 16 bit values.
  \param [in] ptr Pointer to data
             value of type uint16 t at (*ptr)
  \return
#define LDREXH(ptr)
                                    ((uint16 t) ldrex(ptr))
/** \brief LDR Exclusive (32 bit)
  This function performs a exclusive LDR command for 32 bit values.
  \param [in] ptr Pointer to data
  \return value of type uint32_t at (*ptr)
#define LDREXW(ptr)
                                    ((uint32_t) __ldrex(ptr))
/** \brief STR Exclusive (8 bit)
  This function performs a exclusive STR command for 8 bit values.
  \param [in] value Value to store
  \param [in] ptr Pointer to location
```

```
0 Function succeeded
  \return
              1 Function failed
  \return
#define STREXB(value, ptr)
                                     strex(value, ptr)
/** \brief STR Exclusive (16 bit)
  This function performs a exclusive STR command for 16 bit values.
  \param [in] value Value to store
  \param [in] ptr Pointer to location
  \return
              0 Function succeeded
  \return
             1 Function failed
#define STREXH(value, ptr) strex(value, ptr)
/** \brief STR Exclusive (32 bit)
  This function performs a exclusive STR command for 32 bit values.
  \param [in] value Value to store
  \param [in] ptr Pointer to location
              0 Function succeeded
  \return
              1 Function failed
  \return
*/
#define STREXW(value, ptr)
                                strex(value, ptr)
/** \brief Remove the exclusive lock
  This function removes the exclusive lock which is created by LDREX.
*/
#define CLREX
                                 clrex
/** \brief Signed Saturate
  This function saturates a signed value.
  \param [in] value Value to be saturated
  \param [in] sat Bit position to saturate to (1..32)
  \return
                Saturated value
*/
#define SSAT
                                ssat
/** \brief Unsigned Saturate
```

This function saturates an unsigned value.

```
\param [in] value Value to be saturated
  \gamma sat Bit position to saturate to (0..31)
  \return
               Saturated value
*/
#define USAT
                                usat
/** \brief Count leading zeros
  This function counts the number of leading zeros of a data value.
  \param [in] value Value to count the leading zeros
               number of leading zeros in value
  \return
#define CLZ
                              clz
#endif /* ( CORTEX M >= 0x03) */
#elif defined ( __GNUC__ ) /*-----*/
/* GNU gcc specific functions */
/* Define macros for porting to both thumb1 and thumb2.
* For thumb1, use low register (r0-r7), specified by constrant "l"
* Otherwise, use general registers, specified by constrant "r" */
#if defined ( thumb ) &&!defined ( thumb2 )
#define CMSIS GCC OUT REG(r) "=1" (r)
#define CMSIS GCC USE REG(r) "l" (r)
#else
#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
#define CMSIS GCC USE REG(r) "r" (r)
#endif
/** \brief No Operation
  No Operation does nothing. This instruction can be used for code alignment purposes.
  _attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
   ASM volatile ("nop");
/** \brief Wait For Interrupt
  Wait For Interrupt is a hint instruction that suspends execution
  until one of a number of events occurs.
  attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
   ASM volatile ("wfi");
```

```
/** \brief Wait For Event
  Wait For Event is a hint instruction that permits the processor to enter
  a low-power state until one of a number of events occurs.
  _attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
   ASM volatile ("wfe");
/** \brief Send Event
  Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  _attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
   ASM volatile ("sev");
/** \brief Instruction Synchronization Barrier
  Instruction Synchronization Barrier flushes the pipeline in the processor,
  so that all instructions following the ISB are fetched from cache or
  memory, after the instruction has been completed.
  _attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
   ASM volatile ("isb");
/** \brief Data Synchronization Barrier
  This function acts as a special kind of Data Memory Barrier.
  It completes when all explicit memory accesses before this instruction complete.
  _attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
   _ASM volatile ("dsb");
/** \brief Data Memory Barrier
  This function ensures the apparent order of the explicit memory operations before
  and after the instruction, without ensuring their completion.
```

}

```
attribute ((always inline)) STATIC INLINE void DMB(void)
   ASM volatile ("dmb");
/** \brief Reverse byte order (32 bit)
  This function reverses the byte order in integer value.
  \param [in] value Value to reverse
  \return
                Reversed value
  attribute ((always inline)) STATIC INLINE uint32 t REV(uint32 t value)
#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 5)
 return builtin bswap32(value);
 uint32 t result;
   ASM volatile ("rev %0, %1": CMSIS GCC OUT REG (result): CMSIS GCC USE REG (value));
 return(result);
#endif
}
/** \brief Reverse byte order (16 bit)
  This function reverses the byte order in two unsigned short values.
  \param [in] value Value to reverse
  \return
                Reversed value
  attribute__( ( always_inline ) ) _ STATIC INLINE uint32 t REV16(uint32 t value)
 uint32 t result;
   ASM volatile ("rev16 %0, %1": CMSIS GCC OUT REG (result): CMSIS GCC USE REG (value));
return(result);
/** \brief Reverse byte order in signed short value
  This function reverses the byte order in a signed short value with sign extension to integer.
  \param [in] value Value to reverse
  \return
                Reversed value
  attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)
#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 8)
```

```
return (short) builtin bswap16(value);
#else
 uint32 t result;
   ASM volatile ("revsh %0, %1": CMSIS GCC OUT REG (result): CMSIS GCC USE REG (value));
 return(result);
#endif
}
/** \brief Rotate Right in unsigned value (32 bit)
  This function Rotate Right (immediate) provides the value of the contents of a register rotated by a variable
number of bits.
  \param [in] value Value to rotate
  \param [in] value Number of Bits to rotate
  \return
                  Rotated value
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 return (op1 >> op2) | (op1 << (32 - op2));
/** \brief Breakpoint
  This function causes the processor to enter Debug state.
  Debug tools can use this to investigate system state when the instruction at a particular address is reached.
  \param [in] value is ignored by the processor.
           If required, a debugger can use it to store additional information about the breakpoint.
#define BKPT(value)
                                     ASM volatile ("bkpt "#value)
#if
      ( CORTEX M \ge 0x03)
/** \brief Reverse bit order of value
  This function reverses the bit order of the given value.
  \param [in] value Value to reverse
  \return
                  Reversed value
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 uint32 t result;
    ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 return(result);
}
```

```
This function performs a exclusive LDR command for 8 bit value.
  \param [in] ptr Pointer to data
               value of type uint8 t at (*ptr)
  \return
*/
  attribute ((always inline)) STATIC INLINE uint8 t LDREXB(volatile uint8 t*addr)
  uint32 t result;
#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 8)
   ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
#else
  /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
    accepted by assembler. So has to use following less efficient pattern.
   ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
#endif
 return ((uint8 t) result); /* Add explicit type cast here */
}
/** \brief LDR Exclusive (16 bit)
  This function performs a exclusive LDR command for 16 bit values.
  \param [in] ptr Pointer to data
             value of type uint16 t at (*ptr)
  \return
  attribute ((always inline)) STATIC INLINE uint16 t LDREXH(volatile uint16 t *addr)
  uint32 t result;
\#if(GNUC > 4) \parallel (GNUC == 4 \&\& GNUC MINOR >= 8)
   ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
#else
  /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
    accepted by assembler. So has to use following less efficient pattern.
    ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
#endif
 return ((uint16 t) result); /* Add explicit type cast here */
}
/** \brief LDR Exclusive (32 bit)
```

/** \brief LDR Exclusive (8 bit)

This function performs a exclusive LDR command for 32 bit values.

```
\param [in] ptr Pointer to data
            value of type uint32 t at (*ptr)
  \return
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
  uint32 t result;
    ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 return(result);
/** \brief STR Exclusive (8 bit)
  This function performs a exclusive STR command for 8 bit values.
  \param [in] value Value to store
  \param [in] ptr Pointer to location
               0 Function succeeded
  \return
               1 Function failed
  \return
*/
  attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8 t value, volatile uint8 t *addr)
 uint32 t result;
    ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32 t)value) );
 return(result);
/** \brief STR Exclusive (16 bit)
  This function performs a exclusive STR command for 16 bit values.
  \param [in] value Value to store
  \param [in] ptr Pointer to location
  \return
               0 Function succeeded
               1 Function failed
  \return
  attribute ((always inline)) STATIC INLINE uint32 t STREXH(uint16 t value, volatile uint16 t
*addr)
 uint32 t result;
    ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32 t)value) );
 return(result);
/** \brief STR Exclusive (32 bit)
```

This function performs a exclusive STR command for 32 bit values.

```
\param [in] value Value to store
  \param [in] ptr Pointer to location
  \return
              0 Function succeeded
              1 Function failed
  \return
*/
  _attribute__((always_inline))__STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t
*addr)
 uint32 t result;
   ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 return(result);
}
/** \brief Remove the exclusive lock
  This function removes the exclusive lock which is created by LDREX.
*/
  attribute ((always inline)) STATIC INLINE void CLREX(void)
   ASM volatile ("clrex" ::: "memory");
/** \brief Signed Saturate
  This function saturates a signed value.
  \param [in] value Value to be saturated
  \param [in] sat Bit position to saturate to (1..32)
  \return
                Saturated value
*/
#define SSAT(ARG1,ARG2) \
 uint32 t RES, ARG1 = (ARG1); \
   ASM ("ssat %0, %1, %2" : "=r" ( RES) : "I" (ARG2), "r" ( ARG1) );
   RES; \
})
/** \brief Unsigned Saturate
  This function saturates an unsigned value.
  \param [in] value Value to be saturated
  \gamma sat Bit position to saturate to (0..31)
  \return
                Saturated value
#define USAT(ARG1,ARG2) \
```

```
uint32_t __RES, __ARG1 = (ARG1); \
  ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
   RES; \
})
/** \brief Count leading zeros
  This function counts the number of leading zeros of a data value.
  \param [in] value Value to count the leading zeros
              number of leading zeros in value
  \return
  attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
 uint32 t result;
  ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 return ((uint8 t) result); /* Add explicit type cast here */
#endif /* ( CORTEX M >= 0x03) */
#elif defined ( ICCARM ) /*-----*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( __TMS470__ ) /*-----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*----*/
/* TASKING carm specific functions */
/*
* The CMSIS functions have been implemented as intrinsics in the compiler.
* Please use "carm -?i" to get an up to date list of all intrinsics,
* Including the CMSIS ones.
*/
#elif defined ( __CSMC__ ) /*-----*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@}*//* end of group CMSIS Core InstructionInterface */
```

```
#endif /* CORE CMINSTR H */
* @file conversion.h
* @brief this file contains implementations of integer to character conversion
* This contins functions for integer to character array conversion in mulitple
* bases, as well as an exponentiation function (not optimized), primarily
* for use with these functions, it also defines offsets into the ASCII table
* @author Seth Miers and Jake Cazden
* @date February 11, 2018
* */
#ifndef CONVERSION H
#define CONVERSION H
/* needed for function prototypes */
#include <stdint.h>
#define BASE 2 (2)
#define BASE 3 (3)
#define BASE 4 (4)
#define BASE 5 (5)
#define BASE 6 (6)
#define BASE 7 (7)
#define BASE 8 (8)
#define BASE 9 (9)
#define BASE 10 (10)
#define BASE 11 (11)
#define BASE 12 (12)
#define BASE 13 (13)
#define BASE 14 (14)
#define BASE 15 (15)
#define BASE 16 (16)
#define BASE 2 MAXDIGITS (32)
#define ASCII OFFSET 0 (48)
#define ASCII OFFSET 9 (57)
#define ASCII OFFSET A (65)
#define ASCII OFFSET A ADDITION (55)/*10+55= 'A'*/
#define ASCII OFFSET F (70)
#define ASCII OFFSET LA (97)
#define ASCII OFFSET LA ADDITION (87)/*10+87= 'a'*/
#define ASCII OFFSET LF (102)
/**
* @brief take the exponent of a number
* This function takes in a number (base)
* and raises it to an exponent (power)
```

```
* @param base is equal to X in the expression X^Y (where ^ is exponent)
* @param power is equal to Y in the expression X^Y (where ^ is exponent)
* @return int8 t the result of the exponent
int32 t exponent(int32 t base,int32 t power);
* @brief function to convert an integer to ascii equivalant
* This function takes in an integer and converts it
* to an array of bytes that represent the ascii
* value of that number in a particular base. A null
* terminator '\0' is placed at the end of the string.
* A negative sign is included at the begining of the
* string if needed.
* The entire function is done using only
  pointer arithmetic.
  @param data the 32 bit signed integer that we wish to convert
* @param ptr is a pointer to an array of bytes that will be written to
           this poitner must be at least 32 bytes long
* @param base is the base we want to convert to, bases 2-16 are supported
* @return uint8 t the length of the string (including the minus sign)
uint8 t my itoa(int32 t data, uint8 t * ptr, uint32 t base);
/**
* @brief function to convert an ascii string into an integer
* This function takes in an array of data (ptr) and
* convertes it to the 4byte equivalent. It is assumed
* that the array of ascii formatted bytes (string) that
* is passed in is null '\0' terminated. However,
* the number of digits in this string is also passed in.
* The function can convert anything of base 2 to 16.
* The first character of the string may be a '-' to
* indicate that it is a negative number.
* The entire function is done using only
* pointer arithmetic.
* @param ptr a pointer to the array of bytes that store ascii characters
* @param digits the number of characters in the string
* @param base is the base we want to convert from, bases 2-16 are supported
* @return int8 t the converted number
int32 t my atoi(uint8 t * ptr, uint8 t digits, uint32 t base);
#endif /* __CONVERSION H */
```

```
/**
* @file data.h
* @brief functions to examine platform specific data type behavior
* contains functions for printing system specific type sizes, as well as
* manually determining endianness, and swapping endianness on a given piece
* of data, rendered as a byte array
* @author Seth Miers and Jake Cazden
* @date February 11, 2017
*/
#ifndef DATA H
#define DATA H
/* Type definitions needed for function prototypes */
#include <stdint.h>
#include <stddef.h>
#define LITTLE ENDIAN 0
#define BIG ENDIAN 1
#define SWAP NO ERROR 0
#define SWAP ERROR -1
/**
* @brief function prints the size of c standard types
* this function calls size of, and stores the values in a temporary size t
* the size t is reused for each call to size of
* utilizes platform independent PRINTF macro to print information on variable
* type and size
* reports on
     char, short, int, long, double, float,
     unsigned char, unsigned int, unsigned long,
     signed char, signed int, signed long
* @param this takes in no parameters
* @return void returns nothing
void print cstd type sizes();
* @brief this function prints the stdint type sizes
* this function calls size of, and stores the values in a temporary size t
* the size t is reused for each call to size of
* utilizes platform independent PRINTF macro to print information on variable
* type and size
* reports on
     int8 t, uint8 t, uint16 t, int32 t, uint32 t
*
     uint fast8 t, uint fast16 t, uint fast32 t
     uint least8 t, uint least16 t, uint least32 t
```

```
size t, ptrdiff t
* @param this takes in no parameters
* @return void returns nothing
void print stdint type sizes();
/**
  @brief this function prints pointer sizes for a variety of types
* this function calls size of, and stores the values in a temporary size t
* the size t is reused for each call to size of
* utilizes platform independent PRINTF macro to print information on variable
* type and size
* reports on
     char *, short *, int *, double *, float *, void *,
     int8 t*, int16 t*, int32 t*,
*
     char **, int **, void **
* @param this takes in no parameters
* @return void returns nothing
*/
void print pointer sizes();
* @brief this function reverses the endianness of a datatype
* this function uses my reverse to swap a piece of data's bytewise endianness
* it then returns a success or failure code accordingly
* returns either SWAP NO ERROR or SWAP ERROR
* @param data is a pointer to the first byte of the data input
* @param type length holds the length of the data as with sizeof(data)
* @return int32 t a macro return code signifying swap success or failure;
int32 t swap data endianness(uint8 t * data, size t type length);
/**
* @brief this function determines the endianness of the system
* this function manually creates a multibyte varible, then determines
* if it is stored in big or little endian format
* @param this function takes in no parameters
* @return uint32 t returns BIG ENDIAN=1 or LITTLE ENDIAN=0
uint32 t determine endianness();
#endif/* DATA H */
/**
* @file debug.h
```

```
* @brief contains functions for debug printing of memory
* contains a function to print hex from memory for a specified length
* @author Seth Miers and Jake Cazden
  @date February 11, 2017
*/
#ifndef DEBUG H
#define DEBUG H
/* needed for function prototypes */
#include <stdint.h>
* @brief function to print the bytes in memory starting at an address
* This function takes in a pointer to the start of some
* memory region and starts pringing out hex bytes
* for the number of bytes specified.
* @param start a pointer to the start of the memory region
* @param length the number of bytes to read back
* @return void don't return anything
void print array(void * start, uint32 t length);
#endif/* DEBUG H */
* @file memory.h
* @brief contains functions for allocating, freeing, and copying memory
* this contains numerous functions for the allocation, movement, and freeing
* of memory, utilizing software, not hardware specific functionality.
* @author Seth Miers and Jake Cazden
* @date February 11, 2017
#ifndef MEMORY H
#define MEMORY H
/* Type definitions needed for function prototypes */
#include <stdint.h>
#include <stddef.h>
/**
* @brief function to copy one byte array to another (overlap)
* This function takes in 2 pointers to byte arrays.
* A source and a destination pointer are provided
* to the function as well as the length of the source bytes
```

```
* so the function knows how many to move over.
* This function handles overlap so that the data moved
* does not become corrupted.
* This function is implemented
* using only pointer arithmetic.
* @param src a pointer to the array of bytes that we will move from
* @param dst a pointer to the array of bytes that we will move to
* @param length the number of bytes to move
* @return uint8 t a pointer to the destination
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length);
/**
* @brief function to copy one byte array to another (no overlap)
* This function takes in 2 pointers to byte arrays.
* A source and a destination pointer are provided
* to the function as well as the length of the source bytes
* so the function knows how many to copy over.
* This function does not handle overlap, so data can become corrupted.
* This function is implemented
* using only pointer arithmetic.
* @param src a pointer to the array of bytes that we will copy from
* @param dst a pointer to the array of bytes that we will copy to
* @param length the number of bytes to copy
* @return uint8 t a pointer to the destination
uint8 t * my memcpy(uint8 t * src, uint8 t * dst, size t length);
/**
* @brief function to set an array of bytes all to the same value
* This function takes in a poitner to an array of bytes
* then for a given number of bytes, writes a value to each
* of those bytes.
* This function is implemented
* using only pointer arithmetic.
* @param src a pointer to the array of bytes that we will write over
* @param length the number of bytes to iterate through
* @param value the value to write to every byte in the array
* @return uint8 t a pointer to the source (simply returns src)
uint8 t * my memset(uint8 t * src, size t length, uint8 t value);
/**
* @brief function to write 0 to an array of bytes
```

```
* This function takes in a pointer to an array of bytes
* then for a given number of bytes, writes zero to each
* of those bytes.
* This function is implemented
* using only pointer arithmetic.
  @param src a pointer to the array of bytes that we will write to 0
* @param length the number of bytes to write
* @return uint8 t a pointer to the source (simply returns src)
uint8 t * my memzero(uint8 t * src, size t length);
/**
* @brief function to reverse an array of bytes
* This function takes in a pointer to an array of bytes
* and the length of the array. It then reverses all of the
* bytes so the first byte becomes the last and the
* last byte becomes the first.
* This function is implemented
* using only pointer arithmetic.
* @param src a pointer to the array of bytes that we will reverse
* @param length the number of bytes to reverse
* @return uint8 t a pointer to the source (simply returns src)
uint8 t * my reverse(uint8 t * src, size t length);
/**
* @brief function to allowcate an array of size t
* create an area in dynamic memory that is
* reserved for future used. Specifically, this
* function creates an array of size t of length
* length.
* This function is implemented
* using only pointer arithmetic.
* @param length the length of the array to create
* @return void a pointer to the memory location in dynamic memory
void * reserve words(size t length);
* @brief function to free the dynamic memory created
* This function frees the dynamic memory created,
* usually created by reserve words. This function
```

```
* makes sure that the memory can be used or
* reserved in the future. The function then
* returns if it was successful.
* This function is implemented
  using only pointer arithmetic.
* @param src a pointer to the start of the memory we need to free
* @return uint8 t an error code (0 or 1) iff the operation was successful
uint8 t free words(void * src);
#endif /* MEMORY H */
**
                    MKL25Z128FM4
     Processors:
                MKL25Z128FT4
**
                MKL25Z128LH4
                MKL25Z128VLK4
**
     Compilers:
                     Keil ARM C/C++ Compiler
                Freescale C/C++ for Embedded ARM
                GNU C Compiler
                GNU C Compiler - CodeSourcery Sourcery G++
                IAR ANSI C/C++ Compiler for ARM
**
**
     Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
**
                    rev. 2.5, 2015-02-19
     Version:
**
     Build:
                   b150220
**
**
     Abstract:
**
       CMSIS Peripheral Access Layer for MKL25Z4
**
**
     Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.
**
     All rights reserved.
**
**
     Redistribution and use in source and binary forms, with or without modification,
     are permitted provided that the following conditions are met:
**
**
**
     o Redistributions of source code must retain the above copyright notice, this list
      of conditions and the following disclaimer.
**
**
**
     o Redistributions in binary form must reproduce the above copyright notice, this
**
      list of conditions and the following disclaimer in the documentation and/or
      other materials provided with the distribution.
**
**
**
     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
**
      contributors may be used to endorse or promote products derived from this
**
      software without specific prior written permission.
**
**
     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND
```

```
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
    WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**
    DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
LIABLE FOR
**
    ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES
    (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**
    LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
ON
**
    ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**
    (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
    SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
**
**
                 www.freescale.com
    http:
**
    mail:
                 support@freescale.com
**
**
    Revisions:
**
    - rev. 1.0 (2012-06-13)
**
      Initial version.
**
    - rev. 1.1 (2012-06-21)
**
      Update according to reference manual rev. 1.
**
    - rev. 1.2 (2012-08-01)
**
      Device type UARTLP changed to UART0.
**
    - rev. 1.3 (2012-10-04)
      Update according to reference manual rev. 3.
**
**
    - rev. 1.4 (2012-11-22)
**
      MCG module - bit LOLS in MCG S register renamed to LOLS0.
**
      NV registers - bit EZPORT DIS in NV FOPT register removed.
**
    - rev. 1.5 (2013-04-05)
**
      Changed start of doxygen comment.
**
    - rev. 2.0 (2013-10-29)
      Register accessor macros added to the memory map.
**
**
      Symbols for Processor Expert memory map compatibility added to the memory map.
      Startup file for gcc has been updated according to CMSIS 3.2.
**
      System initialization updated.
**
    - rev. 2.1 (2014-07-16)
**
      Module access macro module BASES replaced by module BASE PTRS.
**
      System initialization and startup updated.
**
    - rev. 2.2 (2014-08-22)
**
      System initialization updated - default clock config changed.
**
    - rev. 2.3 (2014-08-28)
**
      Update of startup files - possibility to override DefaultISR added.
**
    - rev. 2.4 (2014-10-14)
**
      Interrupt INT LPTimer renamed to INT LPTMR0.
    - rev. 2.5 (2015-02-19)
**
      Renamed interrupt vector LLW to LLWU.
**
*/
```

* @file MKL25Z4.h

/*!

```
* @version 2.5
* @date 2015-02-19
* @brief CMSIS Peripheral Access Layer for MKL25Z4
* CMSIS Peripheral Access Layer for MKL25Z4
  ______
 -- MCU activation
 */
/* Prevention from multiple including the same memory map */
#if !defined(MKL25Z4 H ) /* Check if memory map has not been already included */
#define MKL25Z4 H
#define MCU MKL25Z4
/* Check if another memory map has not been also included */
#if (defined(MCU ACTIVE))
 #error MKL25Z4 memory map: There is already included another memory map. Only one memory map can be
included.
#endif /* (defined(MCU ACTIVE)) */
#define MCU ACTIVE
#include <stdint.h>
/** Memory map major version (memory maps with equal major version number are
* compatible) */
#define MCU MEM MAP VERSION 0x0200u
/** Memory map minor version */
#define MCU MEM MAP VERSION MINOR 0x0005u
/* ______
 -- Interrupt vector numbers
/*!
* @addtogroup Interrupt vector numbers Interrupt vector numbers
*/
/** Interrupt Number Definitions */
#define NUMBER OF INT VECTORS 48
                                                  /**< Number of interrupts in the Vector table */
typedef enum IRQn {
/* Core interrupts */
NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
HardFault_IRQn = -13, /**< Cortex-M0 SV Hard Fault Interrupt */
SVCall_IRQn = -5, /**< Cortex-M0 SV Call Interrupt */
PendSV_IRQn = -2, /**< Cortex-M0 Pend SV Interrupt */
SysTick_IRQn = -1, /**< Cortex-M0 System Tick Interrupt */
```

```
/* Device specific interrupts */
 DMA0 IRQn
                                    /** < DMA channel 0 transfer complete */
                        = 1,
                                    /** < DMA channel 1 transfer complete */
 DMA1 IRQn
 DMA2 IRQn
                                    /**< DMA channel 2 transfer complete */
                        = 2.
                                    /**< DMA channel 3 transfer complete */
 DMA3 IRQn
                        = 3.
                                     /**< Reserved interrupt */
 Reserved20 IRQn
                         = 4.
 FTFA IRQn
                                   /**< Command complete and read collision */
                       = 5,
 LVD_LVW_IRQn
                                       /**< Low-voltage detect, low-voltage warning */
                          = 6,
                                    /**< Low leakage wakeup Unit */
 LLWU IRQn
                        = 7,
 I2C0 IRQn
                      = 8,
                                   /** < I2C0 interrupt */
 I2C1 IRQn
                      = 9.
                                   /**< I2C1 interrupt */
                                   /**< SPI0 single interrupt vector for all sources */
 SPI0 IRQn
                      = 10,
                      = 11,
                                   /**< SPI1 single interrupt vector for all sources */
 SPI1 IRQn
                                     /**< UART0 status and error */
 UARTO IRQn
                        = 12.
                                     /**< UART1 status and error */
 UART1 IRQn
                        = 13.
 UART2 IRQn
                                     /**< UART2 status and error */
                        = 14,
 ADC0 IRQn
                       = 15,
                                    /**< ADC0 interrupt */
 CMP0 IRQn
                       = 16,
                                    /**< CMP0 interrupt */
                       = 17,
                                    /**< TPM0 single interrupt vector for all sources */
 TPM0 IRQn
                                    /**< TPM1 single interrupt vector for all sources */
 TPM1 IRQn
                       = 18.
 TPM2 IRQn
                       = 19,
                                    /**< TPM2 single interrupt vector for all sources */
                                   /**< RTC alarm */
 RTC IRQn
                       = 20,
 RTC Seconds IRQn
                          = 21.
                                       /**< RTC seconds */
 PIT IRQn
                      = 22,
                                   /**< PIT interrupt */
 Reserved39 IRQn
                         = 23.
                                      /**< Reserved interrupt */
                                    /** < USB0 interrupt */
 USB0 IRQn
                       = 24,
                       = 25,
                                    /** < DAC0 interrupt */
 DAC0 IRQn
                                   /**< TSI0 interrupt */
 TSI0 IRQn
                      = 26.
 MCG IRQn
                       = 27,
                                   /**< MCG interrupt */
                                     /**< LPTMR0 interrupt */
 LPTMR0 IRQn
                         = 28.
                                    /**< Reserved interrupt */
 Reserved45 IRQn
                         = 29,
 PORTA IRQn
                        = 30,
                                     /**< PORTA Pin detect */
 PORTD IRQn
                        = 31
                                     /**< PORTD Pin detect */
} IRQn Type;
/*!
* (a)}
*//* end of group Interrupt vector numbers */
   -----
 -- Cortex M0 Core Configuration
* @addtogroup Cortex Core Configuration Cortex M0 Core Configuration
* (a) {
*/
#define CM0PLUS REV
                                  0x0000 /**< Core revision r0p0 */
#define MPU PRESENT
                                         /**< Defines if an MPU is present or not */
```

```
#define VTOR PRESENT
                              1
                                   /**< Defines if an MPU is present or not */
#define __NVIC_PRIO_BITS
                              2
                                   /**< Number of priority bits implemented in the NVIC */
#define Vendor SysTickConfig
                              0
                                   /**< Vendor specific implementation of SysTickConfig is defined
                           /* Core Peripheral Access Layer */
#include "core cm0plus.h"
                              /* Device specific configuration file */
#include "system MKL25Z4.h"
/*!
* (a)}
*//* end of group Cortex Core Configuration */
/* ______
 -- Device Peripheral Access Layer
     */
/*!
* @addtogroup Peripheral access layer Device Peripheral Access Layer
* @{
*/
** Start of section using anonymous unions
#if defined( ARMCC VERSION)
 #pragma push
#pragma anon unions
#elif defined(__CWCC__)
 #pragma push
#pragma cpp_extensions on
#elif defined( GNUC )
 /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
 #pragma language=extended
#else
 #error Not supported compiler type
#endif
/* ______
 -- ADC Peripheral Access Layer
 */
* @addtogroup ADC Peripheral Access Layer ADC Peripheral Access Layer
* @{
*/
/** ADC - Register Layout Typedef */
typedef struct {
```

```
/**< ADC Status and Control Registers 1, array offset: 0x0, array step:
   IO uint32 t SC1[2];
0x4 */
                                      /**< ADC Configuration Register 1, offset: 0x8 */
   IO uint32 t CFG1;
                                      /**< ADC Configuration Register 2, offset: 0xC */
   IO uint32 t CFG2;
                                    /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
   I uint32 t R[2];
  IO uint32 t CV1;
                                      /**< Compare Value Registers, offset: 0x18 */
                                      /**< Compare Value Registers, offset: 0x1C */
  IO uint32 t CV2;
                                     /** < Status and Control Register 2, offset: 0x20 */
   IO uint32 t SC2;
   IO uint32 t SC3;
                                     /** Status and Control Register 3, offset: 0x24 */
                                      /**< ADC Offset Correction Register, offset: 0x28 */
   IO uint32 t OFS;
                                     /**< ADC Plus-Side Gain Register, offset: 0x2C */
   IO uint32 t PG;
                                      /**< ADC Minus-Side Gain Register, offset: 0x30 */
   IO uint32 t MG;
                                       /**< ADC Plus-Side General Calibration Value Register, offset: 0x34
   IO uint32 t CLPD;
                                      /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
   IO uint32 t CLPS;
   IO uint32 t CLP4;
                                      /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
  IO uint32 t CLP3;
                                      /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
                                      /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
  IO uint32 t CLP2;
                                      /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
   IO uint32 t CLP1;
   IO uint32 t CLP0;
                                      /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
    uint8 t RESERVED 0[4];
   IO uint32 t CLMD;
                                       /**< ADC Minus-Side General Calibration Value Register, offset:
0x54 */
                                       /**< ADC Minus-Side General Calibration Value Register, offset:
   IO uint32 t CLMS;
0x58 */
                                       /**< ADC Minus-Side General Calibration Value Register, offset:
   IO uint32 t CLM4;
0x5C */
                                       /**< ADC Minus-Side General Calibration Value Register, offset:
  IO uint32 t CLM3;
0x60 */
   IO uint32 t CLM2;
                                       /**< ADC Minus-Side General Calibration Value Register, offset:
0x64 */
                                       /**< ADC Minus-Side General Calibration Value Register, offset:
   IO uint32 t CLM1;
0x68 */
                                       /**< ADC Minus-Side General Calibration Value Register, offset:
   IO uint32 t CLM0;
0x6C */
} ADC Type, *ADC MemMapPtr;
 -- ADC - Register accessor macros
* @addtogroup ADC Register Accessor Macros ADC - Register accessor macros
* @{
*/
/* ADC - Register accessors */
#define ADC SC1 REG(base,index)
                                             ((base)->SC1[index])
#define ADC SC1 COUNT
#define ADC CFG1 REG(base)
                                            ((base)->CFG1)
#define ADC CFG2 REG(base)
                                            ((base)->CFG2)
```

```
#define ADC R REG(base,index)
                                       ((base)->R[index])
#define ADC R COUNT
                                     2
#define ADC CV1 REG(base)
                                      ((base)->CV1)
#define ADC CV2 REG(base)
                                      ((base)->CV2)
#define ADC SC2 REG(base)
                                      ((base)->SC2)
#define ADC SC3 REG(base)
                                      ((base)->SC3)
#define ADC OFS REG(base)
                                      ((base)->OFS)
#define ADC PG REG(base)
                                      ((base)->PG)
#define ADC MG REG(base)
                                      ((base)->MG)
#define ADC CLPD REG(base)
                                       ((base)->CLPD)
#define ADC CLPS REG(base)
                                       ((base)->CLPS)
#define ADC CLP4 REG(base)
                                       ((base)->CLP4)
#define ADC CLP3 REG(base)
                                       ((base)->CLP3)
#define ADC CLP2 REG(base)
                                       ((base)->CLP2)
#define ADC CLP1 REG(base)
                                       ((base)->CLP1)
#define ADC CLP0 REG(base)
                                       ((base)->CLP0)
#define ADC CLMD REG(base)
                                        ((base)->CLMD)
#define ADC_CLMS REG(base)
                                       ((base)->CLMS)
#define ADC CLM4 REG(base)
                                       ((base)->CLM4)
#define ADC_CLM3_REG(base)
                                       ((base)->CLM3)
#define ADC CLM2 REG(base)
                                       ((base)->CLM2)
#define ADC CLM1 REG(base)
                                       ((base)->CLM1)
#define ADC CLM0 REG(base)
                                       ((base)->CLM0)
/*!
* (a)}
*//* end of group ADC Register Accessor Macros */
 -- ADC Register Masks
/*!
* @addtogroup ADC Register Masks ADC Register Masks
* @{
*/
/* SC1 Bit Fields */
#define ADC SC1 ADCH MASK
                                         0x1Fu
#define ADC SC1 ADCH SHIFT
                                         0
#define ADC SC1 ADCH WIDTH
                                          5
#define ADC SC1 ADCH(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC1 ADCH SHIFT))&ADC SC1 ADCH MASK)
#define ADC SC1 DIFF MASK
                                        0x20u
#define ADC SC1 DIFF SHIFT
                                       5
#define ADC SC1 DIFF WIDTH
                                         1
#define ADC SC1 DIFF(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 DIFF SHIFT))&ADC SC1 DIFF MASK)
#define ADC SC1 AIEN MASK
                                         0x40u
#define ADC SC1 AIEN SHIFT
                                        6
#define ADC SC1 AIEN WIDTH
                                         1
```

```
#define ADC SC1 AIEN(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC1 AIEN SHIFT))&ADC SC1 AIEN MASK)
#define ADC SC1 COCO MASK
                                      0x80u
#define ADC SC1 COCO SHIFT
                                      7
#define ADC SC1 COCO WIDTH
                                       1
#define ADC SC1 COCO(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC1_COCO_SHIFT))&ADC_SC1_COCO_MASK)
/* CFG1 Bit Fields */
#define ADC_CFG1 ADICLK MASK
                                        0x3u
#define ADC CFG1 ADICLK SHIFT
                                        0
#define ADC CFG1 ADICLK WIDTH
                                         2
#define ADC CFG1 ADICLK(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADICLK SHIFT))&ADC CFG1 ADICLK MASK)
#define ADC CFG1 MODE MASK
                                       0xCu
#define ADC CFG1 MODE SHIFT
                                       2
                                        2
#define ADC CFG1 MODE WIDTH
#define ADC CFG1 MODE(x)
(((uint32 t)(((uint32 t)(x))<<ADC CFG1 MODE SHIFT))&ADC CFG1 MODE MASK)
#define ADC CFG1 ADLSMP MASK
                                         0x10u
#define ADC_CFG1_ADLSMP_SHIFT
                                        4
#define ADC CFG1 ADLSMP WIDTH
                                         1
#define ADC CFG1 ADLSMP(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADLSMP SHIFT))&ADC CFG1 ADLSMP MASK)
#define ADC CFG1 ADIV MASK
                                       0x60u
                                      5
#define ADC CFG1 ADIV SHIFT
#define ADC CFG1 ADIV WIDTH
                                       2
#define ADC CFG1 ADIV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADIV SHIFT))&ADC CFG1 ADIV MASK)
#define ADC CFG1 ADLPC MASK
                                        0x80u
#define ADC CFG1 ADLPC SHIFT
                                       7
#define ADC CFG1 ADLPC WIDTH
                                        1
#define ADC CFG1 ADLPC(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADLPC SHIFT))&ADC CFG1 ADLPC MASK)
/* CFG2 Bit Fields */
#define ADC CFG2 ADLSTS MASK
                                        0x3u
                                        0
#define ADC CFG2 ADLSTS SHIFT
#define ADC CFG2 ADLSTS WIDTH
                                         2
#define ADC CFG2 ADLSTS(x)
(((uint32_t)(((uint32_t)(x)) << ADC_CFG2_ADLSTS_SHIFT))&ADC_CFG2_ADLSTS_MASK)
#define ADC CFG2 ADHSC MASK
                                        0x4u
#define ADC CFG2 ADHSC SHIFT
                                       2
#define ADC CFG2_ADHSC_WIDTH
                                        1
#define ADC CFG2 ADHSC(x)
(((uint32 t)(((uint32 t)(x))<<ADC CFG2 ADHSC SHIFT))&ADC CFG2 ADHSC MASK)
#define ADC CFG2 ADACKEN MASK
                                          0x8u
                                         3
#define ADC_CFG2_ADACKEN_SHIFT
#define ADC CFG2 ADACKEN WIDTH
                                          1
#define ADC CFG2 ADACKEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADACKEN SHIFT))&ADC CFG2 ADACKEN MASK)
#define ADC CFG2 MUXSEL MASK
                                         0x10u
#define ADC CFG2 MUXSEL SHIFT
                                        4
#define ADC CFG2 MUXSEL WIDTH
                                         1
```

```
#define ADC CFG2 MUXSEL(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 MUXSEL SHIFT))&ADC CFG2 MUXSEL MASK)
/* R Bit Fields */
#define ADC R D MASK
                                    0xFFFFu
#define ADC R D SHIFT
#define ADC R D WIDTH
                                    16
#define ADC R D(x)
(((uint32 t)(((uint32 t)(x)) \le ADC R D SHIFT)) \& ADC R D MASK)
/* CV1 Bit Fields */
#define ADC CV1 CV_MASK
                                      0xFFFFu
#define ADC CV1 CV_SHIFT
                                     0
#define ADC CV1 CV WIDTH
                                      16
#define ADC CV1 CV(x)
(((uint32\ t)(((uint32\ t)(x)) << ADC\ CV1\ CV\ SHIFT)) &ADC\ CV1\ CV\ MASK)
/* CV2 Bit Fields */
#define ADC CV2 CV MASK
                                      0xFFFFu
#define ADC CV2 CV SHIFT
                                     0
#define ADC CV2 CV WIDTH
                                      16
#define ADC CV2 CV(x)
(((uint32_t)(((uint32_t)(x)) << ADC_CV2_CV_SHIFT))&ADC_CV2_CV_MASK)
/* SC2 Bit Fields */
#define ADC SC2 REFSEL MASK
                                        0x3u
#define ADC SC2 REFSEL SHIFT
                                       0
#define ADC SC2 REFSEL WIDTH
                                        2
#define ADC SC2 REFSEL(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC2 REFSEL SHIFT))&ADC SC2 REFSEL MASK)
#define ADC SC2 DMAEN MASK
                                         0x4u
#define ADC SC2 DMAEN SHIFT
                                        2
#define ADC SC2 DMAEN WIDTH
                                         1
#define ADC SC2 DMAEN(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC2 DMAEN SHIFT))&ADC SC2 DMAEN MASK)
#define ADC SC2 ACREN MASK
                                        0x8u
                                       3
#define ADC SC2 ACREN SHIFT
#define ADC SC2 ACREN WIDTH
                                         1
#define ADC SC2 ACREN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ACREN SHIFT))&ADC SC2 ACREN MASK)
#define ADC SC2 ACFGT MASK
                                        0x10u
#define ADC SC2 ACFGT SHIFT
                                       4
#define ADC SC2 ACFGT WIDTH
                                        1
#define ADC SC2 ACFGT(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ACFGT SHIFT))&ADC SC2 ACFGT MASK)
#define ADC SC2 ACFE MASK
                                       0x20u
#define ADC SC2 ACFE SHIFT
                                      5
#define ADC SC2 ACFE WIDTH
                                       1
#define ADC SC2 ACFE(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC2_ACFE_SHIFT))&ADC_SC2_ACFE_MASK)
#define ADC SC2 ADTRG MASK
                                        0x40u
#define ADC SC2 ADTRG SHIFT
                                        6
#define ADC SC2 ADTRG WIDTH
#define ADC SC2 ADTRG(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ADTRG SHIFT))&ADC SC2 ADTRG MASK)
#define ADC SC2 ADACT MASK
                                        0x80u
```

```
#define ADC SC2 ADACT SHIFT
                                        7
#define ADC_SC2_ADACT_WIDTH
                                         1
#define ADC SC2 ADACT(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC2_ADACT_SHIFT))&ADC_SC2_ADACT_MASK)
/* SC3 Bit Fields */
#define ADC_SC3_AVGS_MASK
                                       0x3u
#define ADC SC3 AVGS SHIFT
                                       0
                                        2
#define ADC SC3 AVGS WIDTH
#define ADC SC3 AVGS(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGS_SHIFT))&ADC_SC3_AVGS_MASK)
#define ADC_SC3_AVGE_MASK
                                       0x4u
#define ADC SC3 AVGE SHIFT
                                       2
#define ADC_SC3_AVGE_WIDTH
                                        1
#define ADC SC3 AVGE(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 AVGE SHIFT))&ADC SC3 AVGE MASK)
#define ADC_SC3_ADCO_MASK
                                        0x8u
#define ADC SC3 ADCO SHIFT
                                       3
#define ADC SC3 ADCO WIDTH
#define ADC SC3 ADCO(x)
(((uint32_t)(((uint32_t)(x))<<ADC_SC3_ADCO_SHIFT))&ADC_SC3_ADCO_MASK)
#define ADC SC3 CALF MASK
                                       0x40u
                                      6
#define ADC SC3 CALF SHIFT
#define ADC SC3 CALF WIDTH
                                       1
#define ADC SC3 CALF(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC3_CALF_SHIFT))&ADC_SC3_CALF_MASK)
#define ADC SC3 CAL MASK
                                      0x80u
#define ADC_SC3_CAL_SHIFT
                                      7
#define ADC SC3 CAL WIDTH
                                       1
#define ADC SC3 CAL(x)
(((uint32_t)(((uint32_t)(x))<<ADC_SC3_CAL_SHIFT))&ADC_SC3_CAL_MASK)
/* OFS Bit Fields */
#define ADC OFS OFS MASK
                                      0xFFFFu
                                      0
#define ADC_OFS_OFS_SHIFT
#define ADC OFS OFS WIDTH
                                       16
#define ADC OFS OFS(x)
(((uint32_t)(((uint32_t)(x)) << ADC_OFS_OFS_SHIFT))&ADC_OFS_OFS_MASK)
/* PG Bit Fields */
#define ADC_PG_PG_MASK
                                     0xFFFFu
#define ADC PG PG SHIFT
                                    0
#define ADC PG PG_WIDTH
                                      16
#define ADC PG PG(x)
(((uint32 t)(((uint32 t)(x)) << ADC PG PG SHIFT))&ADC PG PG MASK)
/* MG Bit Fields */
#define ADC_MG_MG_MASK
                                      0xFFFFu
#define ADC MG MG SHIFT
                                      0
#define ADC_MG_MG_WIDTH
                                       16
#define ADC MG MG(x)
(((uint32_t)(((uint32_t)(x))<<ADC_MG_MG_SHIFT))&ADC_MG_MG_MG_SHIFT)
/* CLPD Bit Fields */
#define ADC CLPD CLPD MASK
                                        0x3Fu
#define ADC_CLPD_CLPD_SHIFT
                                       0
#define ADC CLPD CLPD WIDTH
                                         6
```

```
#define ADC CLPD CLPD(x)
(((uint32 t)(((uint32 t)(x)) << ADC_CLPD_CLPD_SHIFT))&ADC_CLPD_CLPD_MASK)
/* CLPS Bit Fields */
#define ADC CLPS CLPS MASK
                                        0x3Fu
#define ADC CLPS CLPS SHIFT
#define ADC CLPS CLPS WIDTH
                                        6
#define ADC_CLPS_CLPS(x)
(((uint32_t)(((uint32_t)(x)) << ADC_CLPS_CLPS_SHIFT))&ADC_CLPS_CLPS_MASK)
/* CLP4 Bit Fields */
#define ADC CLP4 CLP4 MASK
                                        0x3FFu
#define ADC CLP4 CLP4 SHIFT
#define ADC CLP4 CLP4 WIDTH
                                        10
#define ADC CLP4 CLP4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP4 CLP4 SHIFT))&ADC CLP4 CLP4 MASK)
/* CLP3 Bit Fields */
#define ADC CLP3 CLP3 MASK
                                        0x1FFu
#define ADC CLP3 CLP3 SHIFT
                                       0
                                        9
#define ADC CLP3 CLP3 WIDTH
#define ADC CLP3 CLP3(x)
(((uint32_t)(((uint32_t)(x)) << ADC_CLP3_CLP3_SHIFT))&ADC_CLP3_CLP3_MASK)
/* CLP2 Bit Fields */
#define ADC CLP2 CLP2 MASK
                                        0xFFu
#define ADC CLP2 CLP2 SHIFT
#define ADC CLP2_CLP2_WIDTH
                                        8
#define ADC CLP2 CLP2(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP2 CLP2 SHIFT))&ADC CLP2 CLP2 MASK)
/* CLP1 Bit Fields */
#define ADC CLP1 CLP1 MASK
                                       0x7Fu
#define ADC CLP1 CLP1 SHIFT
                                       0
#define ADC CLP1 CLP1 WIDTH
                                        7
#define ADC CLP1 CLP1(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP1 CLP1 SHIFT))&ADC CLP1 CLP1 MASK)
/* CLP0 Bit Fields */
#define ADC CLP0 CLP0 MASK
                                        0x3Fu
#define ADC CLP0 CLP0 SHIFT
                                       0
#define ADC CLP0 CLP0 WIDTH
                                        6
#define ADC CLP0 CLP0(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP0 CLP0 SHIFT))&ADC CLP0 CLP0 MASK)
/* CLMD Bit Fields */
#define ADC CLMD CLMD MASK
                                          0x3Fu
                                         0
#define ADC CLMD CLMD SHIFT
#define ADC CLMD CLMD WIDTH
                                          6
#define ADC CLMD CLMD(x)
(((uint32 t)(((uint32 t)(x))<<ADC CLMD CLMD SHIFT))&ADC CLMD CLMD MASK)
/* CLMS Bit Fields */
#define ADC CLMS CLMS MASK
                                         0x3Fu
#define ADC CLMS CLMS SHIFT
                                        0
#define ADC CLMS CLMS WIDTH
                                         6
#define ADC CLMS_CLMS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLMS CLMS SHIFT))&ADC CLMS CLMS MASK)
/* CLM4 Bit Fields */
#define ADC CLM4 CLM4 MASK
                                         0x3FFu
```

```
#define ADC CLM4 CLM4 SHIFT
                                         0
#define ADC CLM4 CLM4 WIDTH
                                          10
#define ADC CLM4 CLM4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM4 CLM4 SHIFT))&ADC CLM4 CLM4 MASK)
/* CLM3 Bit Fields */
#define ADC CLM3 CLM3 MASK
                                          0x1FFu
#define ADC CLM3 CLM3 SHIFT
#define ADC CLM3 CLM3 WIDTH
#define ADC CLM3 CLM3(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM3 CLM3 SHIFT))&ADC CLM3 CLM3 MASK)
/* CLM2 Bit Fields */
#define ADC CLM2 CLM2 MASK
                                          0xFFu
#define ADC CLM2 CLM2 SHIFT
                                         0
#define ADC CLM2 CLM2 WIDTH
                                          8
#define ADC CLM2 CLM2(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM2 CLM2 SHIFT))&ADC CLM2 CLM2 MASK)
/* CLM1 Bit Fields */
#define ADC CLM1 CLM1 MASK
                                          0x7Fu
#define ADC CLM1 CLM1 SHIFT
                                         0
#define ADC CLM1 CLM1 WIDTH
                                          7
#define ADC CLM1 CLM1(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM1 CLM1 SHIFT))&ADC CLM1 CLM1 MASK)
/* CLM0 Bit Fields */
#define ADC CLM0 CLM0 MASK
                                          0x3Fu
#define ADC CLM0 CLM0 SHIFT
                                         0
#define ADC CLM0 CLM0 WIDTH
                                          6
#define ADC CLM0 CLM0(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM0 CLM0 SHIFT))&ADC CLM0 CLM0 MASK)
/*!
* (a)}
*//* end of group ADC Register Masks */
/* ADC - Peripheral instance base addresses */
/** Peripheral ADC0 base address */
#define ADC0 BASE
                                  (0x4003B000u)
/** Peripheral ADC0 base pointer */
#define ADC0
                              ((ADC Type *)ADC0 BASE)
#define ADC0 BASE PTR
                                     (ADC0)
/** Array initializer of ADC peripheral base addresses */
#define ADC BASE ADDRS
                                      { ADC0 BASE }
/** Array initializer of ADC peripheral base pointers */
#define ADC BASE PTRS
                                    { ADC0 }
 -- ADC - Register accessor macros
* @addtogroup ADC Register Accessor Macros ADC - Register accessor macros
* @{
```

```
/* ADC - Register instance definitions */
/* ADC0 */
#define ADC0 SC1A
                               ADC SC1 REG(ADC0,0)
#define ADC0 SC1B
                               ADC SC1 REG(ADC0,1)
#define ADC0 CFG1
                               ADC CFG1 REG(ADC0)
#define ADC0 CFG2
                               ADC CFG2 REG(ADC0)
#define ADC0 RA
                              ADC R REG(ADC0,0)
#define ADC0 RB
                              ADC R REG(ADC0,1)
#define ADC0 CV1
                              ADC CV1 REG(ADC0)
#define ADC0 CV2
                              ADC CV2 REG(ADC0)
#define ADC0 SC2
                              ADC SC2 REG(ADC0)
#define ADC0 SC3
                              ADC SC3 REG(ADC0)
#define ADC0 OFS
                              ADC OFS REG(ADC0)
                              ADC PG REG(ADC0)
#define ADC0 PG
#define ADC0 MG
                              ADC MG REG(ADC0)
#define ADC0 CLPD
                               ADC CLPD REG(ADC0)
#define ADC0 CLPS
                               ADC_CLPS_REG(ADC0)
#define ADC0 CLP4
                               ADC CLP4 REG(ADC0)
#define ADC0 CLP3
                               ADC CLP3 REG(ADC0)
                               ADC_CLP2_REG(ADC0)
#define ADC0 CLP2
#define ADC0 CLP1
                               ADC CLP1 REG(ADC0)
#define ADC0 CLP0
                               ADC CLP0 REG(ADC0)
#define ADC0 CLMD
                                ADC CLMD REG(ADC0)
#define ADC0 CLMS
                                ADC CLMS REG(ADC0)
                               ADC CLM4 REG(ADC0)
#define ADC0 CLM4
#define ADC0 CLM3
                               ADC CLM3 REG(ADC0)
#define ADC0 CLM2
                               ADC CLM2 REG(ADC0)
#define ADC0 CLM1
                               ADC CLM1 REG(ADC0)
#define ADC0 CLM0
                               ADC CLM0 REG(ADC0)
/* ADC - Register array accessors */
#define ADC0 SC1(index)
                                ADC SC1 REG(ADC0,index)
#define ADC0 R(index)
                               ADC R REG(ADC0,index)
/*!
*//* end of group ADC Register Accessor Macros */
/*!
* (a)}
*//* end of group ADC Peripheral Access Layer */
 _____
 -- CMP Peripheral Access Layer
```

```
* @addtogroup CMP Peripheral Access Layer CMP Peripheral Access Layer
*/
/** CMP - Register Layout Typedef */
typedef struct {
                               /**< CMP Control Register 0, offset: 0x0 */
 IO uint8 t CR0;
                              /**< CMP Control Register 1, offset: 0x1 */
  IO uint8 t CR1;
  IO uint8 t FPR;
                              /**< CMP Filter Period Register, offset: 0x2 */
                              /**< CMP Status and Control Register, offset: 0x3 */
  IO uint8 t SCR;
                                /**< DAC Control Register, offset: 0x4 */
  IO uint8 t DACCR;
                                 /**< MUX Control Register, offset: 0x5 */
  IO uint8 t MUXCR;
} CMP Type, *CMP MemMapPtr;
/* ______
 -- CMP - Register accessor macros
 */
/*!
* @addtogroup CMP_Register_Accessor_Macros CMP - Register accessor macros
*/
/* CMP - Register accessors */
#define CMP CR0 REG(base)
                                    ((base)->CR0)
#define CMP CR1 REG(base)
                                    ((base)->CR1)
#define CMP FPR REG(base)
                                    ((base)->FPR)
#define CMP SCR REG(base)
                                    ((base)->SCR)
#define CMP DACCR REG(base)
                                      ((base)->DACCR)
#define CMP MUXCR REG(base)
                                      ((base)->MUXCR)
/*!
* (a)}
*//* end of group CMP Register Accessor Macros */
/* ______
 -- CMP Register Masks
* @addtogroup CMP Register Masks CMP Register Masks
* @{
*/
/* CR0 Bit Fields */
#define CMP CR0 HYSTCTR MASK
                                         0x3u
#define CMP_CR0_HYSTCTR_SHIFT
                                         0
#define CMP CR0 HYSTCTR WIDTH
                                          2
#define CMP CR0_HYSTCTR(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR0 HYSTCTR SHIFT))&CMP CR0 HYSTCTR MASK)
```

```
#define CMP CR0 FILTER CNT MASK
                                          0x70u
#define CMP CR0 FILTER CNT SHIFT
#define CMP CR0 FILTER CNT WIDTH
                                           3
#define CMP CR0 FILTER CNT(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR0 FILTER CNT SHIFT))&CMP CR0 FILTER CNT MASK)
/* CR1 Bit Fields */
#define CMP CR1 EN MASK
                                     0x1u
#define CMP CR1 EN SHIFT
#define CMP CR1 EN_WIDTH
#define CMP CR1 EN(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 EN SHIFT))&CMP CR1 EN MASK)
#define CMP CR1 OPE MASK
                                      0x2u
#define CMP CR1 OPE SHIFT
                                      1
#define CMP CR1 OPE WIDTH
                                      1
#define CMP CR1_OPE(x)
(((uint8 t)(((uint8 t)(x))<<CMP CR1 OPE SHIFT))&CMP CR1 OPE MASK)
#define CMP CR1 COS MASK
                                      0x4u
#define CMP CR1 COS SHIFT
                                      2
#define CMP CR1 COS WIDTH
                                       1
#define CMP CR1 COS(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 COS SHIFT))&CMP CR1 COS MASK)
#define CMP CR1 INV MASK
                                      0x8u
#define CMP CR1 INV SHIFT
                                     3
#define CMP CR1 INV WIDTH
#define CMP CR1 INV(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 INV SHIFT))&CMP CR1 INV MASK)
#define CMP CR1 PMODE MASK
                                        0x10u
#define CMP CR1 PMODE SHIFT
                                        4
#define CMP CR1 PMODE WIDTH
#define CMP CR1 PMODE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 PMODE SHIFT))&CMP CR1 PMODE MASK)
#define CMP CR1 TRIGM MASK
                                        0x20u
#define CMP_CR1_TRIGM_SHIFT
                                       5
#define CMP CR1 TRIGM WIDTH
#define CMP CR1 TRIGM(x)
(((uint8_t)(((uint8_t)(x)) << CMP_CR1_TRIGM_SHIFT))&CMP_CR1_TRIGM_MASK)
#define CMP CR1 WE MASK
                                      0x40u
#define CMP CR1 WE SHIFT
                                     6
#define CMP CR1 WE WIDTH
#define CMP CR1 WE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 WE SHIFT))&CMP CR1 WE MASK)
#define CMP_CR1_SE MASK
                                     0x80u
#define CMP CR1 SE SHIFT
                                     7
#define CMP CR1 SE_WIDTH
                                      1
#define CMP CR1 SE(x)
(((uint8_t)(((uint8_t)(x)) << CMP_CR1_SE_SHIFT))&CMP_CR1_SE_MASK)
/* FPR Bit Fields */
#define CMP FPR FILT PER MASK
                                        0xFFu
#define CMP FPR FILT PER SHIFT
                                        0
#define CMP FPR FILT PER WIDTH
                                         8
#define CMP FPR FILT PER(x)
(((uint8 t)(((uint8 t)(x))<<CMP FPR FILT PER SHIFT))&CMP FPR FILT PER MASK)
```

```
/* SCR Bit Fields */
#define CMP SCR COUT MASK
                                       0x1u
#define CMP SCR COUT SHIFT
                                      0
#define CMP SCR COUT WIDTH
                                       1
#define CMP SCR COUT(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR COUT SHIFT))&CMP SCR COUT MASK)
#define CMP SCR CFF MASK
                                     0x2u
#define CMP SCR CFF SHIFT
                                     1
#define CMP SCR CFF WIDTH
                                      1
#define CMP SCR CFF(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR CFF SHIFT))&CMP SCR CFF MASK)
#define CMP SCR CFR MASK
                                      0x4u
#define CMP SCR CFR SHIFT
                                     2
#define CMP SCR CFR WIDTH
                                      1
#define CMP SCR CFR(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR CFR SHIFT))&CMP SCR CFR MASK)
#define CMP SCR IEF MASK
                                     0x8u
#define CMP SCR IEF SHIFT
                                    3
#define CMP SCR IEF WIDTH
                                     1
\#define CMP_SCR_IEF(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR IEF SHIFT))&CMP SCR IEF MASK)
#define CMP SCR IER MASK
                                     0x10u
#define CMP SCR IER SHIFT
                                    4
#define CMP SCR IER WIDTH
                                      1
#define CMP SCR IER(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR IER SHIFT))&CMP SCR IER MASK)
#define CMP SCR DMAEN MASK
                                        0x40u
#define CMP SCR DMAEN SHIFT
                                       6
#define CMP SCR DMAEN WIDTH
#define CMP SCR DMAEN(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR DMAEN SHIFT))&CMP SCR DMAEN MASK)
/* DACCR Bit Fields */
#define CMP DACCR VOSEL MASK
                                         0x3Fu
#define CMP DACCR VOSEL SHIFT
                                         0
#define CMP DACCR VOSEL WIDTH
                                          6
#define CMP_DACCR_VOSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR VOSEL SHIFT))&CMP DACCR VOSEL MASK)
#define CMP DACCR VRSEL MASK
                                         0x40u
#define CMP DACCR VRSEL SHIFT
                                        6
#define CMP DACCR VRSEL_WIDTH
#define CMP DACCR_VRSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR VRSEL SHIFT))&CMP DACCR VRSEL MASK)
#define CMP DACCR DACEN MASK
                                          0x80u
                                         7
#define CMP DACCR DACEN SHIFT
#define CMP DACCR DACEN WIDTH
                                          1
#define CMP DACCR DACEN(x)
(((uint8 t)(((uint8 t)(x))<<CMP DACCR DACEN SHIFT))&CMP DACCR DACEN MASK)
/* MUXCR Bit Fields */
#define CMP MUXCR MSEL MASK
                                         0x7u
#define CMP MUXCR MSEL SHIFT
                                        0
#define CMP MUXCR MSEL WIDTH
                                         3
#define CMP MUXCR MSEL(x)
```

```
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR MSEL SHIFT))&CMP MUXCR MSEL MASK)
#define CMP MUXCR PSEL MASK
                                        0x38u
                                       3
#define CMP MUXCR PSEL SHIFT
#define CMP MUXCR PSEL WIDTH
                                        3
#define CMP MUXCR_PSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR PSEL SHIFT))&CMP MUXCR PSEL MASK)
#define CMP MUXCR PSTM MASK
                                        0x80u
#define CMP MUXCR PSTM SHIFT
                                        7
#define CMP MUXCR PSTM WIDTH
                                         1
#define CMP MUXCR PSTM(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR PSTM SHIFT))&CMP MUXCR PSTM MASK)
/*!
* (a)}
*//* end of group CMP Register Masks */
/* CMP - Peripheral instance base addresses */
/** Peripheral CMP0 base address */
#define CMP0 BASE
                                (0x40073000u)
/** Peripheral CMP0 base pointer */
#define CMP0
                            ((CMP Type *)CMP0 BASE)
#define CMP0 BASE PTR
                                  (CMP0)
/** Array initializer of CMP peripheral base addresses */
#define CMP BASE ADDRS
                                   { CMP0 BASE }
/** Array initializer of CMP peripheral base pointers */
#define CMP BASE PTRS
                                  { CMP0 }
/* ______
 -- CMP - Register accessor macros
 */
* @addtogroup CMP Register Accessor Macros CMP - Register accessor macros
* @{
*/
/* CMP - Register instance definitions */
/* CMP0 */
#define CMP0 CR0
                               CMP CR0 REG(CMP0)
#define CMP0 CR1
                               CMP CR1 REG(CMP0)
#define CMP0 FPR
                               CMP FPR REG(CMP0)
#define CMP0 SCR
                               CMP SCR REG(CMP0)
#define CMP0 DACCR
                                 CMP DACCR REG(CMP0)
#define CMP0 MUXCR
                                 CMP MUXCR REG(CMP0)
/*!
*//* end of group CMP Register Accessor Macros */
```

```
/*!
* (a)
*//* end of group CMP Peripheral Access Layer */
 ______
 -- DAC Peripheral Access Layer
 */
/*!
* @addtogroup DAC Peripheral Access Layer DAC Peripheral Access Layer
*/
/** DAC - Register Layout Typedef */
typedef struct {
struct {
                          /* offset: 0x0, array step: 0x2 */
 __IO uint8_t DATL;
                                 /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
                                 /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
   IO uint8 t DATH;
 } DAT[2];
   uint8 t RESERVED 0[28];
  IO uint8 t SR;
                              /**< DAC Status Register, offset: 0x20 */
                              /**< DAC Control Register, offset: 0x21 */
  IO uint8 t C0;
                              /** < DAC Control Register 1, offset: 0x22 */
  IO uint8 t C1;
                              /**< DAC Control Register 2, offset: 0x23 */
  IO uint8 t C2;
} DAC Type, *DAC MemMapPtr;
/* ______
 -- DAC - Register accessor macros
 */
/*!
* @addtogroup DAC Register Accessor Macros DAC - Register accessor macros
* @{
*/
/* DAC - Register accessors */
#define DAC DATL REG(base,index)
                                       ((base)->DAT[index].DATL)
#define DAC DATL COUNT
                                     2
#define DAC DATH REG(base,index)
                                       ((base)->DAT[index].DATH)
#define DAC DATH COUNT
                                     2
#define DAC SR REG(base)
                                   ((base)->SR)
#define DAC C0 REG(base)
                                   ((base)->C0)
#define DAC C1 REG(base)
                                   ((base)->C1)
#define DAC C2 REG(base)
                                   ((base)->C2)
/*!
*//* end of group DAC Register Accessor Macros */
```

```
-- DAC Register Masks
/*!
* @addtogroup DAC Register Masks DAC Register Masks
* @{
*/
/* DATL Bit Fields */
#define DAC DATL DATA0 MASK
                                        0xFFu
#define DAC DATL DATA0 SHIFT
                                        0
#define DAC DATL DATA0 WIDTH
                                         8
#define DAC DATL DATA0(x)
(((uint8 t)(((uint8 t)(x)) << DAC DATL DATA0 SHIFT))&DAC DATL DATA0 MASK)
/* DATH Bit Fields */
#define DAC DATH DATA1 MASK
                                         0xFu
#define DAC DATH DATA1 SHIFT
                                        0
#define DAC DATH DATA1 WIDTH
                                         4
#define DAC_DATH_DATA1(x)
(((uint8 t)(((uint8 t)(x)) << DAC DATH DATA1 SHIFT))&DAC DATH DATA1 MASK)
/* SR Bit Fields */
#define DAC SR DACBFRPBF MASK
                                         0x1u
#define DAC SR DACBFRPBF SHIFT
                                         0
#define DAC SR DACBFRPBF WIDTH
                                          1
#define DAC SR DACBFRPBF(x)
(((uint8 t)(((uint8 t)(x)) << DAC SR DACBFRPBF SHIFT))&DAC SR DACBFRPBF MASK)
#define DAC SR DACBFRPTF MASK
                                         0x2u
#define DAC SR DACBFRPTF SHIFT
                                         1
#define DAC SR DACBFRPTF WIDTH
                                          1
#define DAC SR DACBFRPTF(x)
(((uint8 t)(((uint8 t)(x)) << DAC SR DACBFRPTF SHIFT))&DAC SR DACBFRPTF MASK)
/* C0 Bit Fields */
#define DAC CO DACBBIEN MASK
                                         0x1u
#define DAC C0 DACBBIEN SHIFT
                                        0
#define DAC CO DACBBIEN WIDTH
                                         1
#define DAC C0 DACBBIEN(x)
(((uint8 t)(((uint8 t)(x))<<DAC C0 DACBBIEN SHIFT))&DAC C0 DACBBIEN MASK)
#define DAC CO DACBTIEN MASK
                                        0x2u
#define DAC CO DACBTIEN SHIFT
                                        1
#define DAC C0 DACBTIEN WIDTH
                                         1
#define DAC C0 DACBTIEN(x)
(((uint8 t)(((uint8 t)(x))<<DAC C0 DACBTIEN SHIFT))&DAC C0 DACBTIEN MASK)
#define DAC C0 LPEN MASK
                                     0x8u
#define DAC CO LPEN SHIFT
                                     3
#define DAC_C0_LPEN_WIDTH
                                      1
#define DAC C0 LPEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC C0 LPEN SHIFT))&DAC C0 LPEN MASK)
#define DAC C0 DACSWTRG MASK
                                          0x10u
#define DAC CO DACSWTRG SHIFT
                                         4
#define DAC CO DACSWTRG WIDTH
                                          1
#define DAC C0 DACSWTRG(x)
```

```
(((uint8 t)(((uint8 t)(x)) << DAC CO DACSWTRG SHIFT))&DAC CO DACSWTRG MASK)
#define DAC C0 DACTRGSEL MASK
                                          0x20u
                                         5
#define DAC CO DACTRGSEL SHIFT
#define DAC C0 DACTRGSEL WIDTH
                                          1
#define DAC C0 DACTRGSEL(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACTRGSEL SHIFT))&DAC CO DACTRGSEL MASK)
#define DAC C0 DACRFS MASK
                                       0x40u
#define DAC C0 DACRFS SHIFT
                                       6
#define DAC CO DACRFS WIDTH
                                        1
#define DAC C0 DACRFS(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACRFS SHIFT))&DAC CO DACRFS MASK)
#define DAC CO DACEN MASK
                                       0x80u
#define DAC CO DACEN SHIFT
                                      7
#define DAC C0 DACEN WIDTH
                                       1
#define DAC C0 DACEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACEN SHIFT))&DAC CO DACEN MASK)
/* C1 Bit Fields */
#define DAC C1 DACBFEN MASK
                                        0x1u
#define DAC C1 DACBFEN SHIFT
                                        0
#define DAC_C1_DACBFEN_WIDTH
                                         1
#define DAC C1 DACBFEN(x)
(((uint8 t)(((uint8 t)(x))<<DAC C1 DACBFEN SHIFT))&DAC C1 DACBFEN MASK)
#define DAC C1 DACBFMD MASK
                                         0x4u
#define DAC C1 DACBFMD SHIFT
                                        2
#define DAC C1 DACBFMD WIDTH
                                         1
#define DAC C1 DACBFMD(x)
(((uint8 t)(((uint8 t)(x)) << DAC C1 DACBFMD SHIFT))&DAC C1 DACBFMD MASK)
#define DAC C1 DMAEN MASK
                                       0x80u
#define DAC C1 DMAEN SHIFT
                                       7
#define DAC C1 DMAEN WIDTH
                                        1
#define DAC C1 DMAEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC C1 DMAEN SHIFT))&DAC C1 DMAEN MASK)
/* C2 Bit Fields */
#define DAC C2 DACBFUP MASK
                                        0x1u
#define DAC C2 DACBFUP SHIFT
                                        0
#define DAC C2 DACBFUP WIDTH
#define DAC C2 DACBFUP(x)
(((uint8 t)(((uint8 t)(x))<<DAC C2 DACBFUP SHIFT))&DAC C2 DACBFUP MASK)
#define DAC C2 DACBFRP MASK
                                        0x10u
#define DAC C2 DACBFRP SHIFT
                                       4
#define DAC C2 DACBFRP WIDTH
                                         1
#define DAC C2 DACBFRP(x)
(((uint8 t)(((uint8 t)(x)) << DAC C2 DACBFRP SHIFT))&DAC C2 DACBFRP MASK)
/*!
*//* end of group DAC Register Masks */
/* DAC - Peripheral instance base addresses */
/** Peripheral DAC0 base address */
#define DAC0 BASE
                                (0x4003F000u)
```

```
/** Peripheral DAC0 base pointer */
#define DAC0
                           ((DAC Type *)DAC0 BASE)
#define DAC0 BASE PTR
                                (DAC0)
/** Array initializer of DAC peripheral base addresses */
#define DAC BASE ADDRS
                                  { DACO BASE }
/** Array initializer of DAC peripheral base pointers */
#define DAC BASE PTRS
                                { DAC0 }
/* ______
 -- DAC - Register accessor macros
 */
/*!
* @addtogroup DAC Register Accessor Macros DAC - Register accessor macros
*/
/* DAC - Register instance definitions */
/* DAC0 */
#define DAC0 DAT0L
                              DAC DATL REG(DAC0,0)
#define DAC0 DAT0H
                               DAC DATH REG(DAC0,0)
                              DAC DATL_REG(DAC0,1)
#define DAC0 DAT1L
#define DAC0 DAT1H
                               DAC DATH REG(DAC0,1)
#define DAC0 SR
                            DAC SR REG(DAC0)
#define DAC0 C0
                            DAC C0 REG(DAC0)
#define DAC0 C1
                            DAC C1 REG(DAC0)
#define DAC0 C2
                            DAC C2 REG(DAC0)
/* DAC - Register array accessors */
#define DAC0 DATL(index)
                                DAC DATL REG(DAC0,index)
#define DAC0 DATH(index)
                                DAC DATH REG(DAC0,index)
/*!
* (a)}
*//* end of group DAC Register Accessor Macros */
/*!
*//* end of group DAC Peripheral Access Layer */
/* ______
 -- DMA Peripheral Access Layer
 */
/*!
* @addtogroup DMA Peripheral Access Layer DMA Peripheral Access Layer
* @{
*/
```

```
/** DMA - Register Layout Typedef */
typedef struct {
   uint8 t RESERVED 0[256];
 struct {
                           /* offset: 0x100, array step: 0x10 */
   IO uint32 t SAR;
                                 /**< Source Address Register, array offset: 0x100, array step: 0x10 */
                                  /**< Destination Address Register, array offset: 0x104, array step:
   IO uint32 t DAR;
0x10 */
                             /* offset: 0x108, array step: 0x10 */
  union {
                                     /**< DMA Status Register / Byte Count Register, array offset:
    IO uint32 t DSR BCR;
0x108, array step: 0x10 */
   struct {
                             /* offset: 0x108, array step: 0x10 */
      uint8 t RESERVED 0[3];
                                   /**< DMA DSR0 register...DMA DSR3 register., array offset:
    IO uint8 t DSR;
0x10B, array step: 0x10 */
   } DMA DSR ACCESS8BIT;
 };
                                 /**< DMA Control Register, array offset: 0x10C, array step: 0x10 */
   IO uint32 t DCR;
 } DMA[4];
} DMA Type, *DMA MemMapPtr;
/* ______
 -- DMA - Register accessor macros
 */
/*!
* @addtogroup DMA Register Accessor Macros DMA - Register accessor macros
* (a) {
*/
/* DMA - Register accessors */
#define DMA SAR REG(base,index)
                                        ((base)->DMA[index].SAR)
#define DMA SAR COUNT
#define DMA DAR REG(base,index)
                                        ((base)->DMA[index].DAR)
#define DMA DAR COUNT
#define DMA DSR BCR REG(base,index)
                                           ((base)->DMA[index].DSR BCR)
#define DMA DSR BCR COUNT
#define DMA DSR REG(base,index)
                                        ((base)->DMA[index].DMA DSR ACCESS8BIT.DSR)
#define DMA DSR COUNT
#define DMA DCR REG(base,index)
                                        ((base)->DMA[index].DCR)
#define DMA DCR COUNT
/*!
* (a)}
*//* end of group DMA Register Accessor Macros */
/* ______
 -- DMA Register Masks
```

```
* @addtogroup DMA Register Masks DMA Register Masks
*/
/* SAR Bit Fields */
#define DMA SAR SAR MASK
                                      0xFFFFFFFu
#define DMA SAR SAR SHIFT
#define DMA SAR SAR WIDTH
                                      32
#define DMA SAR SAR(x)
(((uint32 t)(((uint32 t)(x))<<DMA SAR SAR SHIFT))&DMA SAR SAR MASK)
/* DAR Bit Fields */
#define DMA DAR DAR MASK
                                      0xFFFFFFFu
#define DMA_DAR_DAR_SHIFT
                                      0
#define DMA DAR DAR WIDTH
                                       32
#define DMA DAR DAR(x)
(((uint32 t)(((uint32 t)(x)) << DMA DAR DAR SHIFT))&DMA_DAR_DAR_MASK)
/* DSR BCR Bit Fields */
#define DMA DSR BCR BCR MASK
                                        0xFFFFFFu
#define DMA DSR BCR BCR SHIFT
                                        0
#define DMA DSR BCR BCR WIDTH
                                         24
#define DMA DSR BCR BCR(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BCR SHIFT))&DMA DSR BCR BCR MASK)
#define DMA_DSR_BCR_DONE MASK
                                          0x1000000u
#define DMA DSR BCR DONE SHIFT
                                         24
#define DMA DSR BCR DONE WIDTH
                                          1
#define DMA DSR BCR DONE(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR DONE SHIFT))&DMA DSR BCR DONE MASK)
#define DMA DSR BCR BSY MASK
                                        0x2000000u
#define DMA DSR BCR BSY SHIFT
                                        25
#define DMA DSR BCR BSY WIDTH
                                         1
#define DMA_DSR_BCR_BSY(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR BSY SHIFT))&DMA DSR BCR BSY MASK)
#define DMA DSR BCR REQ MASK
                                        0x4000000u
#define DMA DSR BCR REQ SHIFT
                                        26
#define DMA DSR BCR REQ WIDTH
                                         1
#define DMA DSR BCR REQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR REQ SHIFT))&DMA DSR BCR REQ MASK)
#define DMA DSR BCR BED MASK
                                        0x10000000u
#define DMA DSR BCR BED SHIFT
                                        28
#define DMA DSR BCR BED WIDTH
                                         1
#define DMA DSR BCR BED(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BED SHIFT))&DMA DSR BCR BED MASK)
#define DMA DSR BCR BES MASK
                                        0x20000000u
                                        29
#define DMA DSR BCR BES SHIFT
#define DMA DSR BCR BES WIDTH
                                         1
#define DMA DSR BCR BES(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR BES SHIFT))&DMA DSR BCR BES MASK)
#define DMA DSR BCR CE MASK
                                        0x40000000u
#define DMA DSR BCR_CE_SHIFT
                                       30
#define DMA DSR BCR CE WIDTH
                                        1
#define DMA DSR BCR CE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR CE SHIFT))&DMA DSR BCR CE MASK)
```

```
/* DCR Bit Fields */
#define DMA DCR LCH2 MASK
                                       0x3u
#define DMA DCR LCH2 SHIFT
                                      0
#define DMA DCR LCH2 WIDTH
                                       2
#define DMA DCR_LCH2(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR LCH2 SHIFT))&DMA DCR LCH2 MASK)
#define DMA DCR LCH1 MASK
                                      0xCu
                                      2
#define DMA DCR LCH1 SHIFT
#define DMA DCR LCH1 WIDTH
                                       2
#define DMA DCR LCH1(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR LCH1 SHIFT))&DMA DCR LCH1 MASK)
#define DMA DCR LINKCC MASK
                                        0x30u
#define DMA DCR LINKCC SHIFT
                                       4
#define DMA DCR LINKCC WIDTH
                                        2
#define DMA DCR LINKCC(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR LINKCC SHIFT))&DMA DCR LINKCC MASK)
                                       0x80u
#define DMA DCR D REQ MASK
#define DMA DCR D REQ SHIFT
                                       7
#define DMA DCR D REQ WIDTH
                                        1
#define DMA DCR D REQ(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR D REQ SHIFT))&DMA DCR D REQ MASK)
#define DMA DCR DMOD MASK
                                        0xF00u
#define DMA DCR DMOD SHIFT
                                       8
#define DMA DCR DMOD WIDTH
                                        4
#define DMA DCR DMOD(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR DMOD SHIFT))&DMA DCR DMOD MASK)
#define DMA DCR SMOD MASK
                                       0xF000u
#define DMA DCR SMOD SHIFT
                                       12
#define DMA DCR SMOD WIDTH
                                        4
#define DMA DCR SMOD(x)
(((uint32_t)(((uint32_t)(x)) << DMA_DCR_SMOD_SHIFT))&DMA_DCR_SMOD_MASK)
#define DMA DCR START MASK
                                       0x10000u
#define DMA_DCR_START_SHIFT
                                       16
#define DMA DCR START WIDTH
                                        1
#define DMA DCR START(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR START SHIFT))&DMA DCR START MASK)
#define DMA DCR DSIZE MASK
                                       0x60000u
#define DMA DCR DSIZE SHIFT
                                      17
#define DMA DCR DSIZE WIDTH
                                       2
#define DMA DCR DSIZE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR DSIZE SHIFT))&DMA DCR DSIZE MASK)
#define DMA DCR DINC MASK
                                      0x80000u
#define DMA DCR DINC SHIFT
                                      19
#define DMA DCR DINC WIDTH
                                       1
#define DMA DCR DINC(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR DINC SHIFT))&DMA DCR DINC MASK)
#define DMA DCR SSIZE MASK
                                      0x300000u
#define DMA DCR SSIZE SHIFT
                                      20
#define DMA DCR SSIZE WIDTH
                                       2
#define DMA DCR SSIZE(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR SSIZE SHIFT))&DMA DCR SSIZE MASK)
#define DMA DCR SINC MASK
                                      0x400000u
```

```
#define DMA DCR SINC SHIFT
                                      22
#define DMA DCR SINC WIDTH
#define DMA DCR SINC(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR SINC SHIFT))&DMA DCR SINC MASK)
#define DMA DCR EADREQ MASK
                                         0x800000u
#define DMA DCR EADREQ SHIFT
                                         23
#define DMA DCR EADREQ WIDTH
                                          1
#define DMA DCR EADREQ(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR EADREQ SHIFT))&DMA DCR EADREQ MASK)
#define DMA DCR AA MASK
                                      0x10000000u
#define DMA DCR AA SHIFT
                                      28
#define DMA DCR AA WIDTH
                                       1
#define DMA DCR AA(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR AA SHIFT))&DMA DCR AA MASK)
#define DMA DCR CS MASK
                                      0x20000000u
#define DMA DCR_CS_SHIFT
                                     29
#define DMA DCR CS WIDTH
                                      1
#define DMA DCR CS(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR CS SHIFT))&DMA DCR CS MASK)
#define DMA DCR ERQ MASK
                                       0x40000000u
#define DMA DCR ERQ SHIFT
                                      30
#define DMA DCR ERQ WIDTH
                                       1
#define DMA DCR ERQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR ERQ SHIFT))&DMA DCR ERQ MASK)
#define DMA DCR EINT MASK
                                       0x80000000u
#define DMA DCR EINT SHIFT
                                      31
#define DMA DCR EINT WIDTH
#define DMA DCR EINT(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR EINT SHIFT))&DMA DCR EINT MASK)
/*!
* (a)}
*//* end of group DMA Register Masks */
/* DMA - Peripheral instance base addresses */
/** Peripheral DMA base address */
#define DMA BASE
                                (0x40008000u)
/** Peripheral DMA base pointer */
#define DMA0
                             ((DMA Type *)DMA BASE)
#define DMA BASE PTR
                                   (DMA0)
/** Array initializer of DMA peripheral base addresses */
#define DMA BASE ADDRS
                                     { DMA BASE }
/** Array initializer of DMA peripheral base pointers */
#define DMA BASE PTRS
                                   { DMA0 }
/* ______
 -- DMA - Register accessor macros
/*!
* @addtogroup DMA Register Accessor Macros DMA - Register accessor macros
```

```
* @{
/* DMA - Register instance definitions */
/* DMA */
#define DMA SAR0
                               DMA SAR REG(DMA0,0)
#define DMA DAR0
                               DMA DAR REG(DMA0,0)
#define DMA DSR BCR0
                                 DMA DSR BCR REG(DMA0,0)
#define DMA DSR0
                               DMA DSR REG(DMA0,0)
#define DMA DCR0
                               DMA DCR REG(DMA0,0)
#define DMA SAR1
                               DMA SAR REG(DMA0,1)
#define DMA DAR1
                               DMA DAR REG(DMA0,1)
#define DMA DSR BCR1
                                 DMA DSR BCR REG(DMA0,1)
#define DMA DSR1
                               DMA DSR REG(DMA0,1)
#define DMA DCR1
                               DMA DCR REG(DMA0,1)
#define DMA SAR2
                               DMA SAR REG(DMA0,2)
#define DMA DAR2
                               DMA DAR REG(DMA0,2)
#define DMA DSR BCR2
                                 DMA DSR BCR REG(DMA0,2)
#define DMA DSR2
                               DMA DSR REG(DMA0,2)
#define DMA DCR2
                               DMA DCR REG(DMA0,2)
#define DMA SAR3
                               DMA SAR REG(DMA0,3)
                               DMA DAR REG(DMA0,3)
#define DMA DAR3
#define DMA DSR BCR3
                                 DMA DSR BCR REG(DMA0,3)
#define DMA DSR3
                               DMA DSR REG(DMA0,3)
#define DMA DCR3
                               DMA DCR REG(DMA0,3)
/* DMA - Register array accessors */
#define DMA SAR(index)
                                DMA SAR REG(DMA0,index)
#define DMA DAR(index)
                                DMA DAR REG(DMA0,index)
#define DMA DSR BCR(index)
                                   DMA DSR BCR REG(DMA0,index)
#define DMA DSR(index)
                                DMA DSR REG(DMA0,index)
#define DMA DCR(index)
                                DMA DCR REG(DMA0,index)
/*!
*//* end of group DMA Register Accessor Macros */
/*!
* (a)}
*//* end of group DMA Peripheral Access Layer */
/* ______
 -- DMAMUX Peripheral Access Layer
* @addtogroup DMAMUX Peripheral Access Layer DMAMUX Peripheral Access Layer
* @{
```

*/

```
/** DMAMUX - Register Layout Typedef */
typedef struct {
  IO uint8 t CHCFG[4];
                                /**< Channel Configuration register, array offset: 0x0, array step:
0x1 */
} DMAMUX Type, *DMAMUX MemMapPtr;
/* _____
 -- DMAMUX - Register accessor macros
/*!
* @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor macros
* @{
*/
/* DMAMUX - Register accessors */
#define DMAMUX CHCFG REG(base,index)
                                          ((base)->CHCFG[index])
#define DMAMUX CHCFG COUNT
/*!
* (a)
*//* end of group DMAMUX Register Accessor Macros */
 -- DMAMUX Register Masks
/*!
* @addtogroup DMAMUX Register Masks DMAMUX Register Masks
* @{
*/
/* CHCFG Bit Fields */
#define DMAMUX CHCFG SOURCE MASK
                                             0x3Fu
#define DMAMUX CHCFG SOURCE SHIFT
                                            0
#define DMAMUX CHCFG SOURCE WIDTH
                                             6
#define DMAMUX CHCFG SOURCE(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG SOURCE SHIFT))&DMAMUX CHCFG SOURCE MASK)
#define DMAMUX CHCFG TRIG MASK
                                          0x40u
#define DMAMUX CHCFG TRIG SHIFT
                                          6
#define DMAMUX CHCFG TRIG WIDTH
                                           1
#define DMAMUX CHCFG TRIG(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG TRIG SHIFT))&DMAMUX CHCFG TRIG MASK)
#define DMAMUX CHCFG ENBL MASK
                                           0x80u
#define DMAMUX CHCFG ENBL SHIFT
                                          7
#define DMAMUX CHCFG ENBL WIDTH
                                           1
#define DMAMUX CHCFG ENBL(x)
(((uint8_t)(((uint8_t)(x)) << DMAMUX_CHCFG_ENBL_SHIFT))&DMAMUX_CHCFG_ENBL_MASK)
```

```
* (a)
*//* end of group DMAMUX Register Masks */
/* DMAMUX - Peripheral instance base addresses */
/** Peripheral DMAMUX0 base address */
#define DMAMUX0 BASE
                                   (0x40021000u)
/** Peripheral DMAMUX0 base pointer */
#define DMAMUX0
                               ((DMAMUX Type *)DMAMUX0 BASE)
#define DMAMUX0 BASE PTR
                                     (DMAMUX0)
/** Array initializer of DMAMUX peripheral base addresses */
#define DMAMUX BASE ADDRS
                                       { DMAMUX0 BASE }
/** Array initializer of DMAMUX peripheral base pointers */
#define DMAMUX BASE PTRS
                                     { DMAMUX0 }
/* ______
 -- DMAMUX - Register accessor macros
/*!
* @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor macros
* @{
*/
/* DMAMUX - Register instance definitions */
/* DMAMUX0 */
#define DMAMUX0_CHCFG0
                                    DMAMUX CHCFG REG(DMAMUX0,0)
#define DMAMUX0 CHCFG1
                                    DMAMUX CHCFG REG(DMAMUX0,1)
#define DMAMUX0_CHCFG2
                                    DMAMUX CHCFG REG(DMAMUX0,2)
#define DMAMUX0 CHCFG3
                                    DMAMUX CHCFG REG(DMAMUX0,3)
/* DMAMUX - Register array accessors */
#define DMAMUX0 CHCFG(index)
                                      DMAMUX CHCFG REG(DMAMUX0,index)
/*!
* (a)}
*//* end of group DMAMUX Register Accessor Macros */
/*!
*//* end of group DMAMUX Peripheral Access Layer */
/* ______
 -- FGPIO Peripheral Access Layer
/*!
* @addtogroup FGPIO Peripheral Access Layer FGPIO Peripheral Access Layer
```

/*!

```
/** FGPIO - Register Layout Typedef */
typedef struct {
 IO uint32 t PDOR;
                                /**< Port Data Output Register, offset: 0x0 */
 O uint32 t PSOR;
                               /**< Port Set Output Register, offset: 0x4 */
                               /**< Port Clear Output Register, offset: 0x8 */
  O uint32 t PCOR;
 O uint32 t PTOR;
                               /**< Port Toggle Output Register, offset: 0xC */
__I uint32_t PDIR;
                              /**< Port Data Input Register, offset: 0x10 */
                                /**< Port Data Direction Register, offset: 0x14 */
  IO uint32 t PDDR;
} FGPIO Type, *FGPIO MemMapPtr;
/* _____
 -- FGPIO - Register accessor macros
      */
/*!
* @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor macros
* @{
*/
/* FGPIO - Register accessors */
#define FGPIO PDOR REG(base)
                                     ((base)->PDOR)
#define FGPIO PSOR REG(base)
                                    ((base)->PSOR)
#define FGPIO PCOR REG(base)
                                     ((base)->PCOR)
#define FGPIO PTOR REG(base)
                                    ((base)->PTOR)
#define FGPIO PDIR REG(base)
                                    ((base)->PDIR)
#define FGPIO PDDR REG(base)
                                     ((base)->PDDR)
/*!
*//* end of group FGPIO Register Accessor Macros */
/* _____
 -- FGPIO Register Masks
 */
/*!
* @addtogroup FGPIO Register Masks FGPIO Register Masks
* @{
*/
/* PDOR Bit Fields */
#define FGPIO PDOR PDO MASK
                                       0xFFFFFFFFu
#define FGPIO PDOR PDO SHIFT
                                      0
#define FGPIO PDOR PDO WIDTH
                                       32
#define FGPIO PDOR PDO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDOR_PDO_SHIFT))&FGPIO_PDOR_PDO_MASK)
/* PSOR Bit Fields */
```

* (a) {

```
#define FGPIO PSOR PTSO MASK
                                          0xFFFFFFFu
#define FGPIO PSOR PTSO SHIFT
#define FGPIO PSOR PTSO WIDTH
                                           32
#define FGPIO PSOR PTSO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PSOR PTSO SHIFT))&FGPIO PSOR PTSO MASK)
/* PCOR Bit Fields */
#define FGPIO PCOR PTCO MASK
                                          0xFFFFFFFu
#define FGPIO PCOR PTCO SHIFT
#define FGPIO PCOR PTCO WIDTH
                                           32
#define FGPIO PCOR PTCO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PCOR PTCO SHIFT))&FGPIO PCOR PTCO MASK)
/* PTOR Bit Fields */
#define FGPIO PTOR PTTO MASK
                                          0xFFFFFFFu
#define FGPIO PTOR PTTO SHIFT
#define FGPIO PTOR PTTO WIDTH
                                           32
#define FGPIO PTOR PTTO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PTOR PTTO SHIFT))&FGPIO PTOR PTTO MASK)
/* PDIR Bit Fields */
#define FGPIO PDIR PDI MASK
                                        0xFFFFFFFu
#define FGPIO PDIR PDI SHIFT
                                        0
#define FGPIO PDIR PDI WIDTH
                                         32
#define FGPIO PDIR PDI(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDIR PDI SHIFT))&FGPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define FGPIO PDDR PDD MASK
                                          0xFFFFFFFu
#define FGPIO PDDR PDD SHIFT
                                         0
#define FGPIO PDDR PDD WIDTH
                                          32
#define FGPIO PDDR PDD(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDDR PDD SHIFT))&FGPIO PDDR PDD MASK)
/*!
* (a) }
*//* end of group FGPIO Register Masks */
/* FGPIO - Peripheral instance base addresses */
/** Peripheral FGPIOA base address */
#define FGPIOA BASE
                                   (0xF80FF000u)
/** Peripheral FGPIOA base pointer */
#define FGPIOA
                                ((FGPIO Type *)FGPIOA BASE)
#define FGPIOA BASE PTR
                                      (FGPIOA)
/** Peripheral FGPIOB base address */
#define FGPIOB BASE
                                   (0xF80FF040u)
/** Peripheral FGPIOB base pointer */
#define FGPIOB
                                ((FGPIO Type *)FGPIOB BASE)
#define FGPIOB BASE PTR
                                      (FGPIOB)
/** Peripheral FGPIOC base address */
#define FGPIOC BASE
                                   (0xF80FF080u)
/** Peripheral FGPIOC base pointer */
#define FGPIOC
                                ((FGPIO Type *)FGPIOC BASE)
#define FGPIOC BASE PTR
                                      (FGPIOC)
/** Peripheral FGPIOD base address */
```

```
#define FGPIOD BASE
                                 (0xF80FF0C0u)
/** Peripheral FGPIOD base pointer */
#define FGPIOD
                              ((FGPIO Type *)FGPIOD BASE)
#define FGPIOD BASE PTR
                                    (FGPIOD)
/** Peripheral FGPIOE base address */
#define FGPIOE BASE
                                 (0xF80FF100u)
/** Peripheral FGPIOE base pointer */
#define FGPIOE
                              ((FGPIO Type *)FGPIOE BASE)
#define FGPIOE BASE PTR
                                    (FGPIOE)
/** Array initializer of FGPIO peripheral base addresses */
#define FGPIO BASE ADDRS
                                     { FGPIOA BASE, FGPIOB BASE, FGPIOC_BASE,
FGPIOD BASE, FGPIOE BASE }
/** Array initializer of FGPIO peripheral base pointers */
                                   { FGPIOA, FGPIOB, FGPIOC, FGPIOD, FGPIOE }
#define FGPIO BASE PTRS
/* ______
 -- FGPIO - Register accessor macros
* @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor macros
* @{
*/
/* FGPIO - Register instance definitions */
/* FGPIOA */
#define FGPIOA PDOR
                                  FGPIO PDOR REG(FGPIOA)
                                 FGPIO PSOR REG(FGPIOA)
#define FGPIOA PSOR
#define FGPIOA PCOR
                                  FGPIO PCOR REG(FGPIOA)
#define FGPIOA_PTOR
                                 FGPIO PTOR REG(FGPIOA)
#define FGPIOA PDIR
                                 FGPIO PDIR REG(FGPIOA)
#define FGPIOA PDDR
                                  FGPIO PDDR REG(FGPIOA)
/* FGPIOB */
#define FGPIOB PDOR
                                  FGPIO PDOR REG(FGPIOB)
#define FGPIOB PSOR
                                 FGPIO PSOR REG(FGPIOB)
#define FGPIOB PCOR
                                 FGPIO PCOR REG(FGPIOB)
                                 FGPIO PTOR REG(FGPIOB)
#define FGPIOB PTOR
                                 FGPIO PDIR REG(FGPIOB)
#define FGPIOB PDIR
#define FGPIOB PDDR
                                 FGPIO PDDR REG(FGPIOB)
/* FGPIOC */
#define FGPIOC PDOR
                                  FGPIO PDOR REG(FGPIOC)
#define FGPIOC PSOR
                                 FGPIO PSOR REG(FGPIOC)
#define FGPIOC PCOR
                                 FGPIO PCOR REG(FGPIOC)
                                 FGPIO PTOR REG(FGPIOC)
#define FGPIOC PTOR
#define FGPIOC PDIR
                                 FGPIO PDIR REG(FGPIOC)
                                  FGPIO PDDR REG(FGPIOC)
#define FGPIOC PDDR
/* FGPIOD */
#define FGPIOD PDOR
                                  FGPIO PDOR REG(FGPIOD)
#define FGPIOD PSOR
                                 FGPIO PSOR REG(FGPIOD)
#define FGPIOD PCOR
                                  FGPIO PCOR REG(FGPIOD)
#define FGPIOD PTOR
                                  FGPIO PTOR REG(FGPIOD)
```

```
#define FGPIOD PDIR
                                      FGPIO PDIR REG(FGPIOD)
#define FGPIOD PDDR
                                       FGPIO PDDR REG(FGPIOD)
/* FGPIOE */
#define FGPIOE PDOR
                                      FGPIO PDOR REG(FGPIOE)
#define FGPIOE PSOR
                                      FGPIO PSOR REG(FGPIOE)
#define FGPIOE PCOR
                                      FGPIO PCOR REG(FGPIOE)
#define FGPIOE PTOR
                                      FGPIO PTOR REG(FGPIOE)
#define FGPIOE PDIR
                                      FGPIO PDIR REG(FGPIOE)
#define FGPIOE PDDR
                                      FGPIO PDDR REG(FGPIOE)
/*!
* (a)}
*//* end of group FGPIO Register Accessor Macros */
/*!
* (a)}
*//* end of group FGPIO Peripheral Access Layer */
 -- FTFA Peripheral Access Layer
/*!
* @addtogroup FTFA Peripheral Access Layer FTFA Peripheral Access Layer
* @{
*/
/** FTFA - Register Layout Typedef */
typedef struct {
 IO uint8 t FSTAT;
                                     /**< Flash Status Register, offset: 0x0 */
  IO uint8_t FCNFG;
                                     /**< Flash Configuration Register, offset: 0x1 */
                                   /**< Flash Security Register, offset: 0x2 */
  I uint8 t FSEC;
  I uint8 t FOPT;
                                   /**< Flash Option Register, offset: 0x3 */
  IO uint8 t FCCOB3;
                                      /**< Flash Common Command Object Registers, offset: 0x4 */
                                      /**< Flash Common Command Object Registers, offset: 0x5 */
  IO uint8 t FCCOB2:
                                      /**< Flash Common Command Object Registers, offset: 0x6 */
  IO uint8 t FCCOB1;
                                      /**< Flash Common Command Object Registers, offset: 0x7 */
  IO uint8 t FCCOB0;
                                      /**< Flash Common Command Object Registers, offset: 0x8 */
  IO uint8 t FCCOB7;
                                      /**< Flash Common Command Object Registers, offset: 0x9 */
   IO uint8 t FCCOB6;
  IO uint8 t FCCOB5;
                                      /**< Flash Common Command Object Registers, offset: 0xA */
  IO uint8 t FCCOB4;
                                      /**< Flash Common Command Object Registers, offset: 0xB */
                                      /**< Flash Common Command Object Registers, offset: 0xC */
   IO uint8 t FCCOBB;
                                      /**< Flash Common Command Object Registers, offset: 0xD */
   IO uint8 t FCCOBA;
                                      /**< Flash Common Command Object Registers, offset: 0xE */
  IO uint8 t FCCOB9;
                                      /**< Flash Common Command Object Registers, offset: 0xF */
  IO uint8 t FCCOB8;
  IO uint8 t FPROT3;
                                     /**< Program Flash Protection Registers, offset: 0x10 */
   IO uint8 t FPROT2;
                                     /**< Program Flash Protection Registers, offset: 0x11 */
  IO uint8 t FPROT1;
                                     /**< Program Flash Protection Registers, offset: 0x12 */
                                     /**< Program Flash Protection Registers, offset: 0x13 */
   IO uint8 t FPROT0;
} FTFA Type, *FTFA MemMapPtr;
```

```
______
 -- FTFA - Register accessor macros
/*!
* @addtogroup FTFA Register_Accessor_Macros FTFA - Register accessor macros
* @{
*/
/* FTFA - Register accessors */
#define FTFA FSTAT REG(base)
                                    ((base)->FSTAT)
#define FTFA FCNFG REG(base)
                                    ((base)->FCNFG)
#define FTFA FSEC REG(base)
                                    ((base)->FSEC)
#define FTFA FOPT REG(base)
                                    ((base)->FOPT)
#define FTFA FCCOB3 REG(base)
                                     ((base)->FCCOB3)
#define FTFA FCCOB2 REG(base)
                                     ((base)->FCCOB2)
#define FTFA FCCOB1 REG(base)
                                     ((base)->FCCOB1)
#define FTFA FCCOB0 REG(base)
                                     ((base)->FCCOB0)
#define FTFA FCCOB7 REG(base)
                                     ((base)->FCCOB7)
#define FTFA FCCOB6 REG(base)
                                     ((base)->FCCOB6)
#define FTFA FCCOB5 REG(base)
                                     ((base)->FCCOB5)
#define FTFA FCCOB4 REG(base)
                                     ((base)->FCCOB4)
#define FTFA FCCOBB REG(base)
                                     ((base)->FCCOBB)
#define FTFA FCCOBA REG(base)
                                      ((base)->FCCOBA)
#define FTFA FCCOB9 REG(base)
                                     ((base)->FCCOB9)
#define FTFA FCCOB8 REG(base)
                                     ((base)->FCCOB8)
#define FTFA FPROT3 REG(base)
                                     ((base)->FPROT3)
#define FTFA FPROT2 REG(base)
                                     ((base)->FPROT2)
#define FTFA FPROT1_REG(base)
                                     ((base)->FPROT1)
#define FTFA FPROTO REG(base)
                                     ((base)->FPROT0)
/*!
* (a)}
*//* end of group FTFA Register Accessor Macros */
 _____
 -- FTFA Register Masks
 */
* @addtogroup FTFA Register Masks FTFA Register Masks
* @{
*/
/* FSTAT Bit Fields */
#define FTFA FSTAT MGSTAT0 MASK
                                         0x1u
#define FTFA FSTAT MGSTAT0 SHIFT
                                         0
#define FTFA FSTAT MGSTAT0 WIDTH
                                          1
#define FTFA FSTAT MGSTAT0(x)
```

```
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT MGSTAT0 SHIFT))&FTFA FSTAT MGSTAT0 MASK)
#define FTFA FSTAT FPVIOL MASK
                                         0x10u
#define FTFA FSTAT FPVIOL SHIFT
#define FTFA FSTAT FPVIOL WIDTH
                                         1
#define FTFA FSTAT FPVIOL(x)
(((uint8 t)(((uint8 t)(x)) << FTFA FSTAT FPVIOL SHIFT))&FTFA FSTAT FPVIOL MASK)
#define FTFA FSTAT_ACCERR_MASK
                                          0x20u
                                         5
#define FTFA FSTAT ACCERR SHIFT
#define FTFA FSTAT ACCERR WIDTH
#define FTFA FSTAT ACCERR(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT ACCERR SHIFT))&FTFA FSTAT ACCERR MASK)
#define FTFA FSTAT RDCOLERR MASK
                                           0x40u
#define FTFA FSTAT RDCOLERR SHIFT
                                           6
#define FTFA FSTAT RDCOLERR WIDTH
                                            1
#define FTFA FSTAT RDCOLERR(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT RDCOLERR SHIFT))&FTFA FSTAT RDCOLERR MASK)
#define FTFA FSTAT CCIF MASK
                                       0x80u
#define FTFA FSTAT CCIF SHIFT
                                      7
#define FTFA FSTAT CCIF WIDTH
                                        1
#define FTFA FSTAT CCIF(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT CCIF SHIFT))&FTFA FSTAT CCIF MASK)
/* FCNFG Bit Fields */
#define FTFA FCNFG ERSSUSP MASK
                                          0x10u
#define FTFA FCNFG ERSSUSP SHIFT
                                         4
#define FTFA FCNFG ERSSUSP WIDTH
                                          1
#define FTFA FCNFG ERSSUSP(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG ERSSUSP SHIFT))&FTFA FCNFG ERSSUSP MASK)
#define FTFA FCNFG ERSAREQ MASK
                                          0x20u
                                          5
#define FTFA FCNFG ERSAREQ SHIFT
#define FTFA FCNFG ERSAREQ WIDTH
                                           1
#define FTFA FCNFG ERSAREQ(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG ERSAREQ SHIFT))&FTFA FCNFG ERSAREQ MASK)
#define FTFA FCNFG RDCOLLIE MASK
                                           0x40u
#define FTFA FCNFG RDCOLLIE SHIFT
                                          6
#define FTFA FCNFG RDCOLLIE WIDTH
#define FTFA FCNFG RDCOLLIE(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG RDCOLLIE SHIFT))&FTFA FCNFG RDCOLLIE MASK)
#define FTFA FCNFG CCIE MASK
                                       0x80u
                                       7
#define FTFA FCNFG CCIE SHIFT
#define FTFA FCNFG CCIE WIDTH
#define FTFA FCNFG CCIE(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG CCIE SHIFT))&FTFA FCNFG CCIE MASK)
/* FSEC Bit Fields */
#define FTFA FSEC SEC MASK
                                      0x3u
#define FTFA FSEC SEC SHIFT
                                     0
#define FTFA FSEC SEC WIDTH
                                      2
#define FTFA FSEC SEC(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC SEC SHIFT))&FTFA FSEC SEC MASK)
                                        0xCu
#define FTFA FSEC FSLACC MASK
                                        2
#define FTFA FSEC FSLACC SHIFT
#define FTFA FSEC FSLACC WIDTH
                                         2
#define FTFA FSEC FSLACC(x)
```

```
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC FSLACC SHIFT))&FTFA FSEC FSLACC MASK)
#define FTFA FSEC MEEN MASK
                                        0x30u
                                       4
#define FTFA FSEC MEEN SHIFT
#define FTFA FSEC MEEN WIDTH
                                        2
#define FTFA FSEC MEEN(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC MEEN SHIFT))&FTFA FSEC MEEN MASK)
#define FTFA FSEC KEYEN MASK
                                        0xC0u
#define FTFA FSEC KEYEN SHIFT
                                        6
#define FTFA FSEC KEYEN WIDTH
                                         2
#define FTFA FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC KEYEN SHIFT))&FTFA_FSEC_KEYEN_MASK)
/* FOPT Bit Fields */
#define FTFA FOPT OPT MASK
                                       0xFFu
#define FTFA FOPT OPT SHIFT
                                      0
#define FTFA FOPT OPT WIDTH
                                       8
#define FTFA FOPT OPT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FOPT OPT SHIFT))&FTFA FOPT OPT MASK)
/* FCCOB3 Bit Fields */
#define FTFA FCCOB3 CCOBn MASK
                                          0xFFu
#define FTFA FCCOB3 CCOBn SHIFT
                                         0
#define FTFA FCCOB3 CCOBn WIDTH
                                          8
#define FTFA FCCOB3 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB3 CCOBn SHIFT))&FTFA FCCOB3 CCOBn MASK)
/* FCCOB2 Bit Fields */
#define FTFA FCCOB2 CCOBn MASK
                                          0xFFu
#define FTFA FCCOB2 CCOBn SHIFT
                                         0
#define FTFA FCCOB2 CCOBn WIDTH
                                          8
#define FTFA FCCOB2 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB2 CCOBn SHIFT))&FTFA FCCOB2 CCOBn MASK)
/* FCCOB1 Bit Fields */
#define FTFA FCCOB1 CCOBn MASK
                                          0xFFu
#define FTFA FCCOB1 CCOBn SHIFT
                                         0
#define FTFA FCCOB1 CCOBn WIDTH
                                          8
#define FTFA FCCOB1 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB1 CCOBn SHIFT))&FTFA FCCOB1 CCOBn MASK)
/* FCCOB0 Bit Fields */
#define FTFA FCCOB0 CCOBn MASK
                                          0xFFu
                                         0
#define FTFA FCCOB0 CCOBn SHIFT
#define FTFA FCCOB0 CCOBn WIDTH
                                          8
#define FTFA FCCOB0 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB0 CCOBn SHIFT))&FTFA FCCOB0 CCOBn MASK)
/* FCCOB7 Bit Fields */
#define FTFA FCCOB7 CCOBn MASK
                                          0xFFu
                                         0
#define FTFA FCCOB7 CCOBn SHIFT
#define FTFA FCCOB7 CCOBn WIDTH
                                          8
#define FTFA FCCOB7 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB7 CCOBn SHIFT))&FTFA FCCOB7 CCOBn MASK)
/* FCCOB6 Bit Fields */
#define FTFA FCCOB6 CCOBn MASK
                                          0xFFu
#define FTFA FCCOB6 CCOBn SHIFT
                                         0
#define FTFA FCCOB6 CCOBn_WIDTH
                                          8
#define FTFA FCCOB6 CCOBn(x)
```

```
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB6 CCOBn SHIFT))&FTFA FCCOB6 CCOBn MASK)
/* FCCOB5 Bit Fields */
#define FTFA FCCOB5 CCOBn MASK
                                          0xFFu
#define FTFA FCCOB5 CCOBn SHIFT
                                         0
#define FTFA FCCOB5 CCOBn WIDTH
                                          8
#define FTFA FCCOB5 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB5 CCOBn SHIFT))&FTFA FCCOB5 CCOBn MASK)
/* FCCOB4 Bit Fields */
#define FTFA FCCOB4 CCOBn MASK
                                          0xFFu
#define FTFA FCCOB4 CCOBn SHIFT
                                         0
#define FTFA FCCOB4 CCOBn WIDTH
                                          8
#define FTFA FCCOB4 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB4 CCOBn SHIFT))&FTFA FCCOB4 CCOBn MASK)
/* FCCOBB Bit Fields */
#define FTFA FCCOBB CCOBn MASK
                                          0xFFu
#define FTFA FCCOBB CCOBn SHIFT
                                         0
#define FTFA FCCOBB CCOBn WIDTH
                                           8
#define FTFA FCCOBB CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBB CCOBn SHIFT))&FTFA FCCOBB CCOBn MASK)
/* FCCOBA Bit Fields */
#define FTFA FCCOBA CCOBn MASK
                                          0xFFu
#define FTFA FCCOBA CCOBn SHIFT
                                         0
#define FTFA FCCOBA CCOBn WIDTH
                                           8
#define FTFA FCCOBA CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBA CCOBn SHIFT))&FTFA FCCOBA CCOBn MASK)
/* FCCOB9 Bit Fields */
#define FTFA FCCOB9 CCOBn MASK
                                          0xFFu
#define FTFA FCCOB9 CCOBn SHIFT
                                         0
#define FTFA FCCOB9 CCOBn WIDTH
                                          8
#define FTFA FCCOB9 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB9 CCOBn SHIFT))&FTFA FCCOB9 CCOBn MASK)
/* FCCOB8 Bit Fields */
#define FTFA FCCOB8 CCOBn MASK
                                          0xFFu
#define FTFA FCCOB8 CCOBn SHIFT
                                         0
#define FTFA FCCOB8 CCOBn WIDTH
                                          8
#define FTFA FCCOB8 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB8 CCOBn SHIFT))&FTFA FCCOB8 CCOBn MASK)
/* FPROT3 Bit Fields */
#define FTFA FPROT3 PROT MASK
                                         0xFFu
#define FTFA FPROT3 PROT SHIFT
                                        0
#define FTFA FPROT3 PROT WIDTH
                                         8
#define FTFA FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT3 PROT SHIFT))&FTFA FPROT3 PROT MASK)
/* FPROT2 Bit Fields */
#define FTFA FPROT2 PROT MASK
                                         0xFFu
#define FTFA FPROT2 PROT SHIFT
                                        0
#define FTFA FPROT2 PROT WIDTH
                                         8
#define FTFA FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT2 PROT SHIFT))&FTFA FPROT2 PROT MASK)
/* FPROT1 Bit Fields */
#define FTFA FPROT1 PROT MASK
                                         0xFFu
#define FTFA FPROT1 PROT SHIFT
                                        0
```

```
#define FTFA FPROT1 PROT WIDTH
                                           8
#define FTFA FPROT1 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT1 PROT SHIFT))&FTFA FPROT1 PROT MASK)
/* FPROT0 Bit Fields */
#define FTFA FPROTO PROT MASK
                                           0xFFu
#define FTFA FPROTO PROT SHIFT
                                          0
                                           8
#define FTFA FPROTO PROT WIDTH
#define FTFA FPROTO PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT0_PROT_SHIFT))&FTFA_FPROT0_PROT_MASK)
/*!
* (a)}
*//* end of group FTFA Register Masks */
/* FTFA - Peripheral instance base addresses */
/** Peripheral FTFA base address */
#define FTFA BASE
                                  (0x40020000u)
/** Peripheral FTFA base pointer */
#define FTFA
                              ((FTFA_Type *)FTFA_BASE)
#define FTFA BASE PTR
                                    (FTFA)
/** Array initializer of FTFA peripheral base addresses */
#define FTFA BASE ADDRS
                                      { FTFA BASE }
/** Array initializer of FTFA peripheral base pointers */
#define FTFA BASE PTRS
                                     { FTFA }
 -- FTFA - Register accessor macros
/*!
* @addtogroup FTFA Register Accessor Macros FTFA - Register accessor macros
* @{
*/
/* FTFA - Register instance definitions */
/* FTFA */
#define FTFA FSTAT
                                  FTFA FSTAT REG(FTFA)
#define FTFA FCNFG
                                  FTFA FCNFG REG(FTFA)
                                 FTFA FSEC REG(FTFA)
#define FTFA FSEC
                                 FTFA FOPT REG(FTFA)
#define FTFA FOPT
#define FTFA FCCOB3
                                   FTFA FCCOB3 REG(FTFA)
#define FTFA FCCOB2
                                   FTFA FCCOB2 REG(FTFA)
#define FTFA FCCOB1
                                   FTFA FCCOB1 REG(FTFA)
#define FTFA FCCOB0
                                   FTFA_FCCOB0_REG(FTFA)
#define FTFA FCCOB7
                                   FTFA FCCOB7 REG(FTFA)
#define FTFA FCCOB6
                                   FTFA FCCOB6 REG(FTFA)
#define FTFA FCCOB5
                                   FTFA FCCOB5 REG(FTFA)
#define FTFA FCCOB4
                                   FTFA FCCOB4 REG(FTFA)
#define FTFA FCCOBB
                                   FTFA FCCOBB REG(FTFA)
#define FTFA FCCOBA
                                   FTFA FCCOBA REG(FTFA)
```

```
#define FTFA FCCOB9
                                 FTFA FCCOB9 REG(FTFA)
#define FTFA FCCOB8
                                 FTFA FCCOB8 REG(FTFA)
#define FTFA FPROT3
                                 FTFA FPROT3 REG(FTFA)
#define FTFA FPROT2
                                 FTFA FPROT2 REG(FTFA)
#define FTFA FPROT1
                                 FTFA FPROT1 REG(FTFA)
#define FTFA FPROT0
                                 FTFA FPROT0 REG(FTFA)
/*!
* (a)}
*//* end of group FTFA Register Accessor Macros */
/*!
* (a)}
*//* end of group FTFA Peripheral Access Layer */
/* ______
 -- GPIO Peripheral Access Layer
 */
/*!
* @addtogroup GPIO Peripheral Access Layer GPIO Peripheral Access Layer
* @{
*/
/** GPIO - Register Layout Typedef */
typedef struct {
  IO uint32 t PDOR;
                                /**< Port Data Output Register, offset: 0x0 */
  O uint32 t PSOR;
                               /**< Port Set Output Register, offset: 0x4 */
  O uint32 t PCOR;
                               /**< Port Clear Output Register, offset: 0x8 */
  O uint32 t PTOR;
                               /**< Port Toggle Output Register, offset: 0xC */
                              /**< Port Data Input Register, offset: 0x10 */
  I uint32 t PDIR;
                                /**< Port Data Direction Register, offset: 0x14 */
  IO uint32 t PDDR;
} GPIO Type, *GPIO MemMapPtr;
/* ______
 -- GPIO - Register accessor macros
 */
/*!
* @addtogroup GPIO_Register_Accessor_Macros GPIO - Register accessor macros
* @{
*/
/* GPIO - Register accessors */
#define GPIO PDOR REG(base)
                                    ((base)->PDOR)
#define GPIO PSOR REG(base)
                                    ((base)->PSOR)
#define GPIO PCOR REG(base)
                                    ((base)->PCOR)
#define GPIO PTOR REG(base)
                                    ((base)->PTOR)
#define GPIO PDIR REG(base)
                                    ((base)->PDIR)
```

```
#define GPIO PDDR REG(base)
                                      ((base)->PDDR)
/*!
* (a)}
*//* end of group GPIO Register Accessor Macros */
 -- GPIO Register Masks
/*!
* @addtogroup GPIO Register Masks GPIO Register Masks
* @{
*/
/* PDOR Bit Fields */
#define GPIO PDOR PDO MASK
                                         0xFFFFFFFFu
#define GPIO PDOR PDO SHIFT
                                        0
#define GPIO PDOR PDO WIDTH
                                         32
#define GPIO PDOR PDO(x)
(((uint32 t)(((uint32 t)(x)) << GPIO PDOR PDO SHIFT))&GPIO PDOR PDO MASK)
/* PSOR Bit Fields */
#define GPIO PSOR PTSO MASK
                                         0xFFFFFFFu
#define GPIO PSOR PTSO SHIFT
                                        0
#define GPIO PSOR PTSO WIDTH
                                         32
#define GPIO PSOR PTSO(x)
(((uint32 t)(((uint32 t)(x)) << GPIO PSOR PTSO SHIFT))&GPIO PSOR PTSO MASK)
/* PCOR Bit Fields */
#define GPIO PCOR PTCO MASK
                                         0xFFFFFFFu
#define GPIO PCOR PTCO SHIFT
                                        0
#define GPIO PCOR PTCO WIDTH
                                         32
#define GPIO PCOR PTCO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PCOR PTCO SHIFT))&GPIO PCOR PTCO MASK)
/* PTOR Bit Fields */
#define GPIO PTOR PTTO MASK
                                         0xFFFFFFFu
#define GPIO PTOR PTTO SHIFT
                                        0
#define GPIO PTOR PTTO WIDTH
                                         32
#define GPIO PTOR PTTO(x)
(((uint32 t)(((uint32 t)(x)) << GPIO PTOR PTTO SHIFT))&GPIO PTOR PTTO MASK)
/* PDIR Bit Fields */
#define GPIO PDIR PDI MASK
                                       0xFFFFFFFFu
#define GPIO PDIR PDI SHIFT
                                      0
#define GPIO PDIR PDI WIDTH
                                       32
#define GPIO PDIR PDI(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PDIR PDI SHIFT))&GPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define GPIO PDDR PDD MASK
                                         0xFFFFFFFu
#define GPIO PDDR PDD SHIFT
#define GPIO PDDR PDD WIDTH
                                         32
#define GPIO PDDR PDD(x)
(((uint32 t)(((uint32 t)(x)) << GPIO PDDR PDD SHIFT))&GPIO PDDR PDD MASK)
```

```
/*!
* (a) }
*//* end of group GPIO Register_Masks */
/* GPIO - Peripheral instance base addresses */
/** Peripheral GPIOA base address */
#define GPIOA BASE
                                    (0x400FF000u)
/** Peripheral GPIOA base pointer */
#define GPIOA
                                ((GPIO Type *)GPIOA BASE)
#define GPIOA BASE PTR
                                      (GPIOA)
/** Peripheral GPIOB base address */
#define GPIOB BASE
                                    (0x400FF040u)
/** Peripheral GPIOB base pointer */
#define GPIOB
                                ((GPIO Type *)GPIOB BASE)
#define GPIOB BASE PTR
                                      (GPIOB)
/** Peripheral GPIOC base address */
#define GPIOC BASE
                                    (0x400FF080u)
/** Peripheral GPIOC base pointer */
#define GPIOC
                                ((GPIO Type *)GPIOC BASE)
#define GPIOC BASE PTR
                                      (GPIOC)
/** Peripheral GPIOD base address */
#define GPIOD BASE
                                    (0x400FF0C0u)
/** Peripheral GPIOD base pointer */
#define GPIOD
                                ((GPIO Type *)GPIOD BASE)
#define GPIOD BASE PTR
                                      (GPIOD)
/** Peripheral GPIOE base address */
#define GPIOE BASE
                                    (0x400FF100u)
/** Peripheral GPIOE base pointer */
#define GPIOE
                                ((GPIO Type *)GPIOE BASE)
#define GPIOE BASE PTR
                                      (GPIOE)
/** Array initializer of GPIO peripheral base addresses */
#define GPIO BASE ADDRS
                                        { GPIOA BASE, GPIOB BASE, GPIOC BASE,
GPIOD BASE, GPIOE BASE }
/** Array initializer of GPIO peripheral base pointers */
#define GPIO BASE PTRS
                                      { GPIOA, GPIOB, GPIOC, GPIOD, GPIOE }
/* ______
 -- GPIO - Register accessor macros
* @addtogroup GPIO Register Accessor Macros GPIO - Register accessor macros
* @{
*/
/* GPIO - Register instance definitions */
/* GPIOA */
#define GPIOA PDOR
                                    GPIO PDOR REG(GPIOA)
#define GPIOA PSOR
                                    GPIO PSOR REG(GPIOA)
```

```
#define GPIOA PCOR
                                GPIO PCOR REG(GPIOA)
#define GPIOA PTOR
                                GPIO PTOR REG(GPIOA)
                                GPIO PDIR REG(GPIOA)
#define GPIOA PDIR
#define GPIOA PDDR
                                GPIO PDDR REG(GPIOA)
/* GPIOB */
                                GPIO PDOR REG(GPIOB)
#define GPIOB PDOR
                                GPIO PSOR REG(GPIOB)
#define GPIOB PSOR
#define GPIOB PCOR
                                GPIO PCOR REG(GPIOB)
#define GPIOB PTOR
                                GPIO PTOR REG(GPIOB)
#define GPIOB PDIR
                               GPIO PDIR REG(GPIOB)
#define GPIOB PDDR
                                GPIO PDDR REG(GPIOB)
/* GPIOC */
#define GPIOC PDOR
                                GPIO PDOR REG(GPIOC)
#define GPIOC PSOR
                                GPIO PSOR REG(GPIOC)
#define GPIOC PCOR
                                GPIO PCOR REG(GPIOC)
                                GPIO PTOR REG(GPIOC)
#define GPIOC PTOR
#define GPIOC PDIR
                               GPIO PDIR REG(GPIOC)
#define GPIOC PDDR
                                GPIO PDDR REG(GPIOC)
/* GPIOD */
#define GPIOD PDOR
                                GPIO PDOR REG(GPIOD)
#define GPIOD PSOR
                                GPIO PSOR REG(GPIOD)
#define GPIOD PCOR
                                GPIO PCOR REG(GPIOD)
                                GPIO PTOR REG(GPIOD)
#define GPIOD PTOR
#define GPIOD PDIR
                                GPIO PDIR REG(GPIOD)
#define GPIOD PDDR
                                GPIO PDDR REG(GPIOD)
/* GPIOE */
#define GPIOE PDOR
                                GPIO PDOR REG(GPIOE)
                                GPIO PSOR REG(GPIOE)
#define GPIOE PSOR
                                GPIO PCOR REG(GPIOE)
#define GPIOE PCOR
#define GPIOE PTOR
                                GPIO PTOR REG(GPIOE)
                               GPIO PDIR REG(GPIOE)
#define GPIOE PDIR
#define GPIOE PDDR
                                GPIO PDDR REG(GPIOE)
/*!
* (a)}
*//* end of group GPIO Register Accessor Macros */
/*!
*//* end of group GPIO Peripheral Access Layer */
/* ______
 -- I2C Peripheral Access Layer
/*!
* @addtogroup I2C Peripheral Access Layer I2C Peripheral Access Layer
* @{
*/
```

```
/** I2C - Register Layout Typedef */
typedef struct {
  IO uint8 t A1;
                                /**< I2C Address Register 1, offset: 0x0 */
                               /** < I2C Frequency Divider register, offset: 0x1 */
   IO uint8 tF;
                                /**< I2C Control Register 1, offset: 0x2 */
  IO uint8 t C1;
  IO uint8 tS;
                               /**< I2C Status register, offset: 0x3 */
                               /**< I2C Data I/O register, offset: 0x4 */
  IO uint8 tD;
                                /**< I2C Control Register 2, offset: 0x5 */
  IO uint8 t C2;
                                 /**< I2C Programmable Input Glitch Filter register, offset: 0x6 */
  IO uint8 t FLT;
                                /**< I2C Range Address register, offset: 0x7 */
  IO uint8 t RA;
                                 /**< I2C SMBus Control and Status register, offset: 0x8 */
  IO uint8 t SMB;
                                /**< I2C Address Register 2, offset: 0x9 */
  IO uint8 t A2;
                                 /**< I2C SCL Low Timeout Register High, offset: 0xA */
  IO uint8 t SLTH;
  IO uint8 t SLTL;
                                 /**< I2C SCL Low Timeout Register Low, offset: 0xB */
} I2C Type, *I2C MemMapPtr;
/* ______
 -- I2C - Register accessor macros
        */
/*!
* @addtogroup I2C Register Accessor Macros I2C - Register accessor macros
* @{
*/
/* I2C - Register accessors */
#define I2C A1 REG(base)
                                    ((base)->A1)
#define I2C F REG(base)
                                   ((base)->F)
#define I2C C1 REG(base)
                                    ((base)->C1)
#define I2C_S_REG(base)
                                   ((base)->S)
#define I2C D REG(base)
                                    ((base)->D)
#define I2C C2 REG(base)
                                    ((base)->C2)
#define I2C FLT REG(base)
                                     ((base)->FLT)
#define I2C RA REG(base)
                                     ((base)->RA)
#define I2C SMB REG(base)
                                      ((base)->SMB)
#define I2C A2 REG(base)
                                    ((base)->A2)
#define I2C SLTH REG(base)
                                      ((base)->SLTH)
#define I2C SLTL REG(base)
                                      ((base)->SLTL)
/*!
* (a)}
*//* end of group I2C Register Accessor Macros */
/* ______
 -- I2C Register Masks
     */
* @addtogroup I2C Register Masks I2C Register Masks
* @{
```

```
*
```

```
/* A1 Bit Fields */
#define I2C A1 AD MASK
                                      0xFEu
#define I2C A1 AD SHIFT
#define I2C A1 AD WIDTH
                                       7
#define I2C A1 AD(x)
(((uint8 t)(((uint8 t)(x)) \le I2C A1 AD SHIFT)) \& I2C A1 AD MASK)
/* F Bit Fields */
#define I2C F ICR_MASK
                                     0x3Fu
#define I2C F ICR_SHIFT
                                    0
#define I2C_F_ICR_WIDTH
                                     6
#define I2C F ICR(x)
                                  (((uint8 t)(((uint8 t)(x)) \le I2C F ICR SHIFT)) \& I2C F ICR MASK)
#define I2C F MULT MASK
                                       0xC0u
#define I2C F MULT SHIFT
                                      6
#define I2C F MULT WIDTH
                                        2
#define I2C F MULT(x)
(((uint8 t)(((uint8 t)(x))<<I2C F MULT SHIFT))&I2C F MULT MASK)
/* C1 Bit Fields */
#define I2C_C1_DMAEN_MASK
                                         0x1u
#define I2C C1 DMAEN SHIFT
                                        0
#define I2C C1 DMAEN WIDTH
                                          1
#define I2C C1 DMAEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 DMAEN SHIFT))&I2C C1 DMAEN MASK)
#define I2C C1 WUEN MASK
                                        0x2u
#define I2C C1 WUEN SHIFT
                                        1
#define I2C C1 WUEN WIDTH
                                         1
#define I2C C1 WUEN(x)
(((uint8 t)(((uint8 t)(x)) \le I2C C1 WUEN SHIFT)) \& I2C C1 WUEN MASK)
#define I2C C1 RSTA MASK
                                       0x4u
                                       2
#define I2C_C1_RSTA_SHIFT
#define I2C C1 RSTA WIDTH
                                        1
#define I2C C1 RSTA(x)
(((uint8 t)(((uint8 t)(x)) \le I2C C1 RSTA SHIFT))\&I2C C1 RSTA MASK)
#define I2C C1 TXAK MASK
                                        0x8u
                                       3
#define I2C C1 TXAK SHIFT
#define I2C C1 TXAK WIDTH
                                        1
#define I2C C1 TXAK(x)
(((uint8_t)(((uint8_t)(x)) << I2C_C1_TXAK_SHIFT))&I2C_C1_TXAK_MASK)
#define I2C C1 TX MASK
                                      0x10u
#define I2C C1 TX SHIFT
                                     4
#define I2C C1 TX WIDTH
#define I2C C1 TX(x)
(((uint8_t)(((uint8_t)(x))<<I2C_C1_TX_SHIFT))&I2C_C1_TX_MASK)
#define I2C C1 MST MASK
                                       0x20u
#define I2C_C1_MST_SHIFT
                                      5
#define I2C C1 MST WIDTH
                                       1
#define I2C C1 MST(x)
(((uint8 t)(((uint8 t)(x)) \le I2C C1 MST SHIFT)) \& I2C C1 MST MASK)
#define I2C C1 IICIE MASK
                                      0x40u
#define I2C C1 IICIE SHIFT
                                     6
#define I2C C1 IICIE WIDTH
                                       1
```

```
#define I2C C1 IICIE(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 IICIE SHIFT))&I2C C1 IICIE MASK)
#define I2C C1 IICEN MASK
                                       0x80u
#define I2C C1 IICEN SHIFT
                                       7
#define I2C C1 IICEN WIDTH
                                        1
#define I2C C1 IICEN(x)
(((uint8_t)(((uint8_t)(x))<<I2C_C1_IICEN_SHIFT))&I2C_C1_IICEN_MASK)
/* S Bit Fields */
#define I2C S RXAK MASK
                                       0x1u
#define I2C S RXAK SHIFT
                                       0
#define I2C S RXAK WIDTH
                                        1
#define I2C S RXAK(x)
(((uint8 t)(((uint8 t)(x))<<I2C S RXAK SHIFT))&I2C S RXAK MASK)
#define I2C S IICIF MASK
                                      0x2u
#define I2C S IICIF SHIFT
                                     1
#define I2C S IICIF WIDTH
                                      1
#define I2C S IICIF(x)
(((uint8 t)(((uint8 t)(x))<<I2C S IICIF SHIFT))&I2C S IICIF MASK)
#define I2C S SRW MASK
                                       0x4u
#define I2C_S_SRW_SHIFT
                                      2
#define I2C S SRW WIDTH
                                       1
#define I2C S SRW(x)
(((uint8 t)(((uint8 t)(x)) \le I2C S SRW SHIFT)) \& I2C S SRW MASK)
#define I2C S RAM MASK
                                       0x8u
#define I2C S RAM SHIFT
                                      3
#define I2C S RAM WIDTH
                                       1
#define I2C S RAM(x)
(((uint8 t)(((uint8 t)(x)) \le I2C S RAM SHIFT))\&I2C S RAM MASK)
#define I2C S ARBL MASK
                                       0x10u
#define I2C S ARBL SHIFT
                                      4
#define I2C_S_ARBL_WIDTH
                                        1
#define I2C S ARBL(x)
(((uint8 t)(((uint8 t)(x))<<I2C S ARBL SHIFT))&I2C S ARBL MASK)
#define I2C S_BUSY_MASK
                                       0x20u
#define I2C S BUSY SHIFT
                                      5
#define I2C S BUSY WIDTH
                                        1
#define I2C S BUSY(x)
(((uint8 t)(((uint8 t)(x)) \le I2C S BUSY SHIFT)) \& I2C S BUSY MASK)
#define I2C S IAAS MASK
                                      0x40u
#define I2C S IAAS SHIFT
                                      6
#define I2C S IAAS WIDTH
                                       1
#define I2C S IAAS(x)
(((uint8 t)(((uint8 t)(x)) \le I2C S IAAS SHIFT))\&I2C S IAAS MASK)
#define I2C S TCF MASK
                                      0x80u
                                     7
#define I2C S TCF SHIFT
#define I2C_S_TCF_WIDTH
                                      1
#define I2C S TCF(x)
(((uint8 t)(((uint8 t)(x)) \le I2C S TCF SHIFT)) \& I2C S TCF MASK)
/* D Bit Fields */
#define I2C D DATA MASK
                                        0xFFu
#define I2C D DATA SHIFT
                                       0
#define I2C D DATA WIDTH
                                        8
```

```
#define I2C D DATA(x)
(((uint8 t)(((uint8 t)(x)) << I2C D DATA SHIFT))&I2C D DATA MASK)
/* C2 Bit Fields */
#define I2C C2 AD MASK
                                     0x7u
#define I2C C2 AD SHIFT
                                     0
#define I2C C2 AD WIDTH
                                      3
#define I2C C2 AD(x)
(((uint8 t)(((uint8 t)(x)) \le I2C C2 AD SHIFT))&I2C C2 AD MASK)
#define I2C C2 RMEN MASK
                                       0x8u
#define I2C C2 RMEN SHIFT
                                       3
#define I2C C2 RMEN WIDTH
                                        1
#define I2C C2 RMEN(x)
(((uint8 t)(((uint8 t)(x)) \le I2C C2 RMEN SHIFT)) \& I2C C2 RMEN MASK)
#define I2C C2 SBRC MASK
                                       0x10u
#define I2C C2 SBRC SHIFT
                                      4
#define I2C C2 SBRC WIDTH
                                       1
#define I2C C2 SBRC(x)
(((uint8 t)(((uint8 t)(x)) \le I2C C2 SBRC SHIFT))\&I2C C2 SBRC MASK)
#define I2C C2 HDRS MASK
                                       0x20u
#define I2C_C2_HDRS_SHIFT
                                      5
#define I2C C2 HDRS WIDTH
                                       1
#define I2C C2 HDRS(x)
(((uint8 t)(((uint8 t)(x)) \le I2C C2 HDRS SHIFT))\&I2C C2 HDRS MASK)
#define I2C C2 ADEXT MASK
                                        0x40u
#define I2C C2 ADEXT SHIFT
                                       6
#define I2C C2 ADEXT WIDTH
                                        1
#define I2C C2 ADEXT(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 ADEXT SHIFT))&I2C C2 ADEXT MASK)
#define I2C C2 GCAEN MASK
                                        0x80u
#define I2C C2 GCAEN SHIFT
                                       7
#define I2C C2 GCAEN WIDTH
                                        1
#define I2C C2 GCAEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 GCAEN SHIFT))&I2C C2 GCAEN MASK)
/* FLT Bit Fields */
#define I2C FLT FLT_MASK
                                      0x1Fu
#define I2C FLT FLT SHIFT
                                      0
#define I2C FLT FLT WIDTH
                                       5
#define I2C FLT FLT(x)
(((uint8 t)(((uint8 t)(x)) << I2C FLT FLT SHIFT))&I2C FLT FLT MASK)
#define I2C FLT STOPIE MASK
                                        0x20u
                                       5
#define I2C FLT STOPIE SHIFT
#define I2C FLT STOPIE WIDTH
                                        1
#define I2C FLT STOPIE(x)
(((uint8 t)(((uint8 t)(x))<<I2C FLT STOPIE SHIFT))&I2C FLT STOPIE MASK)
#define I2C FLT STOPF MASK
                                        0x40u
#define I2C_FLT_STOPF_SHIFT
                                       6
#define I2C FLT STOPF WIDTH
                                        1
#define I2C FLT STOPF(x)
(((uint8 t)(((uint8 t)(x)) << I2C FLT STOPF SHIFT))&I2C FLT STOPF MASK)
#define I2C FLT SHEN MASK
                                       0x80u
#define I2C FLT SHEN SHIFT
                                       7
#define I2C FLT SHEN WIDTH
                                        1
```

```
#define I2C FLT SHEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C FLT SHEN SHIFT))&I2C FLT SHEN MASK)
/* RA Bit Fields */
#define I2C RA RAD MASK
                                      0xFEu
#define I2C RA RAD SHIFT
                                     1
#define I2C RA RAD WIDTH
                                      7
#define I2C RA RAD(x)
(((uint8 t)(((uint8 t)(x)) << I2C RA RAD SHIFT))&I2C RA RAD MASK)
/* SMB Bit Fields */
#define I2C SMB SHTF2IE_MASK
                                        0x1u
#define I2C SMB SHTF2IE SHIFT
                                        0
#define I2C SMB SHTF2IE WIDTH
#define I2C_SMB_SHTF2IE(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SHTF2IE SHIFT))&I2C SMB SHTF2IE MASK)
#define I2C SMB SHTF2 MASK
                                       0x2u
#define I2C SMB SHTF2 SHIFT
                                       1
#define I2C SMB SHTF2 WIDTH
                                        1
#define I2C SMB SHTF2(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SHTF2 SHIFT))&I2C SMB SHTF2 MASK)
#define I2C_SMB_SHTF1_MASK
                                       0x4u
#define I2C SMB SHTF1 SHIFT
                                       2
#define I2C SMB SHTF1 WIDTH
                                        1
#define I2C SMB SHTF1(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SHTF1 SHIFT))&I2C SMB SHTF1 MASK)
#define I2C SMB SLTF MASK
                                       0x8u
#define I2C SMB SLTF SHIFT
                                      3
#define I2C SMB SLTF WIDTH
                                       1
#define I2C SMB SLTF(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SLTF SHIFT))&I2C SMB SLTF MASK)
#define I2C SMB TCKSEL MASK
                                        0x10u
#define I2C_SMB_TCKSEL_SHIFT
                                        4
#define I2C SMB TCKSEL WIDTH
                                         1
#define I2C SMB TCKSEL(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB TCKSEL SHIFT))&I2C SMB TCKSEL MASK)
#define I2C SMB SIICAEN MASK
                                        0x20u
                                        5
#define I2C SMB SIICAEN SHIFT
#define I2C SMB SIICAEN WIDTH
                                         1
#define I2C SMB SIICAEN(x)
(((uint8_t)(((uint8_t)(x)) << I2C_SMB_SIICAEN_SHIFT))&I2C_SMB_SIICAEN_MASK)
#define I2C SMB ALERTEN MASK
                                          0x40u
#define I2C SMB ALERTEN SHIFT
                                         6
#define I2C SMB ALERTEN WIDTH
                                          1
#define I2C SMB ALERTEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB ALERTEN SHIFT))&I2C SMB ALERTEN MASK)
#define I2C SMB FACK MASK
                                       0x80u
#define I2C_SMB_FACK_SHIFT
                                       7
#define I2C SMB FACK WIDTH
                                        1
#define I2C SMB FACK(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB FACK SHIFT))&I2C SMB FACK MASK)
/* A2 Bit Fields */
#define I2C A2 SAD MASK
                                     0xFEu
#define I2C A2 SAD SHIFT
                                     1
```

```
7
#define I2C A2 SAD WIDTH
#define I2C A2 SAD(x)
(((uint8 t)(((uint8 t)(x)) \le I2C A2 SAD SHIFT)) \& I2C A2 SAD MASK)
/* SLTH Bit Fields */
#define I2C SLTH SSLT MASK
                                          0xFFu
#define I2C SLTH SSLT SHIFT
                                         0
#define I2C SLTH SSLT WIDTH
                                          8
#define I2C SLTH SSLT(x)
(((uint8 t)(((uint8 t)(x)) << I2C SLTH SSLT SHIFT))&I2C SLTH SSLT MASK)
/* SLTL Bit Fields */
#define I2C SLTL SSLT MASK
                                          0xFFu
#define I2C SLTL SSLT SHIFT
                                         0
#define I2C SLTL SSLT WIDTH
                                          8
#define I2C SLTL SSLT(x)
(((uint8 t)(((uint8 t)(x))<<I2C SLTL SSLT SHIFT))&I2C SLTL SSLT MASK)
/*!
* (a)}
*//* end of group I2C Register Masks */
/* I2C - Peripheral instance base addresses */
/** Peripheral I2C0 base address */
#define I2C0 BASE
                                   (0x40066000u)
/** Peripheral I2C0 base pointer */
#define I2C0
                               ((I2C Type *)I2C0 BASE)
#define I2C0 BASE PTR
                                     (I2C0)
/** Peripheral I2C1 base address */
#define I2C1 BASE
                                   (0x40067000u)
/** Peripheral I2C1 base pointer */
#define I2C1
                               ((I2C_Type *)I2C1_BASE)
#define I2C1 BASE PTR
                                     (I2C1)
/** Array initializer of I2C peripheral base addresses */
#define I2C BASE ADDRS
                                       { I2C0 BASE, I2C1 BASE }
/** Array initializer of I2C peripheral base pointers */
#define I2C BASE PTRS
                                    { I2C0, I2C1 }
/* ______
 -- I2C - Register accessor macros
* @addtogroup I2C Register Accessor Macros I2C - Register accessor macros
* @{
*/
/* I2C - Register instance definitions */
/* I2C0 */
#define I2C0 A1
                                I2C A1 REG(I2C0)
#define I2C0 F
                                I2C F REG(I2C0)
#define I2C0 C1
                                I2C C1 REG(I2C0)
```

```
#define I2C0 S
                                I2C S REG(I2C0)
#define I2C0 D
                                I2C D REG(I2C0)
#define I2C0 C2
                                I2C C2 REG(I2C0)
#define I2C0 FLT
                                 I2C FLT REG(I2C0)
#define I2C0 RA
                                 I2C RA REG(I2C0)
#define I2C0 SMB
                                  I2C SMB REG(I2C0)
#define I2C0 A2
                                 I2C A2 REG(I2C0)
#define I2C0 SLTH
                                  I2C SLTH REG(I2C0)
#define I2C0 SLTL
                                  I2C SLTL REG(I2C0)
/* I2C1 */
#define I2C1 A1
                                 I2C A1 REG(I2C1)
#define I2C1 F
                                I2C F REG(I2C1)
#define I2C1 C1
                                I2C C1 REG(I2C1)
#define I2C1 S
                                I2C S REG(I2C1)
                                I2C D REG(I2C1)
#define I2C1 D
#define I2C1 C2
                                I2C C2 REG(I2C1)
#define I2C1 FLT
                                 I2C FLT REG(I2C1)
#define I2C1 RA
                                 I2C RA REG(I2C1)
#define I2C1 SMB
                                  I2C SMB REG(I2C1)
#define I2C1 A2
                                 I2C A2 REG(I2C1)
#define I2C1 SLTH
                                  I2C SLTH REG(I2C1)
#define I2C1 SLTL
                                  I2C SLTL REG(I2C1)
/*!
* @}
*//* end of group I2C Register Accessor Macros */
/*!
* (a)}
*//* end of group I2C Peripheral Access Layer */
/* ______
 -- LLWU Peripheral Access Layer
/*!
* @addtogroup LLWU Peripheral Access Layer LLWU Peripheral Access Layer
* @{
*/
/** LLWU - Register Layout Typedef */
typedef struct {
                                  /**< LLWU Pin Enable 1 register, offset: 0x0 */
   IO uint8 t PE1;
                                 /**< LLWU Pin Enable 2 register, offset: 0x1 */
  IO uint8 t PE2;
                                 /**< LLWU Pin Enable 3 register, offset: 0x2 */
  IO uint8 t PE3;
  IO uint8 t PE4;
                                 /**< LLWU Pin Enable 4 register, offset: 0x3 */
  IO uint8 t ME;
                                  /**< LLWU Module Enable register, offset: 0x4 */
                                 /**< LLWU Flag 1 register, offset: 0x5 */
  IO uint8 tF1;
                                 /**< LLWU Flag 2 register, offset: 0x6 */
  IO uint8 t F2;
                                /**< LLWU Flag 3 register, offset: 0x7 */
  I uint8 tF3;
```

```
IO uint8 t FILT1;
                               /**< LLWU Pin Filter 1 register, offset: 0x8 */
                               /**< LLWU Pin Filter 2 register, offset: 0x9 */
  IO uint8 t FILT2;
} LLWU Type, *LLWU MemMapPtr;
 -- LLWU - Register accessor macros
/*!
* @addtogroup LLWU Register Accessor Macros LLWU - Register accessor macros
* @{
*/
/* LLWU - Register accessors */
#define LLWU PE1 REG(base)
                                    ((base)->PE1)
#define LLWU PE2 REG(base)
                                    ((base)->PE2)
#define LLWU PE3 REG(base)
                                    ((base)->PE3)
#define LLWU PE4 REG(base)
                                    ((base)->PE4)
#define LLWU ME REG(base)
                                     ((base)->ME)
#define LLWU F1 REG(base)
                                    ((base)->F1)
#define LLWU F2 REG(base)
                                    ((base)->F2)
#define LLWU F3 REG(base)
                                    ((base)->F3)
#define LLWU FILT1 REG(base)
                                     ((base)->FILT1)
#define LLWU FILT2 REG(base)
                                     ((base)->FILT2)
/*!
* (a)}
*//* end of group LLWU Register Accessor Macros */
/* ______
 -- LLWU Register Masks
 */
* @addtogroup LLWU Register Masks LLWU Register Masks
* @{
*/
/* PE1 Bit Fields */
#define LLWU_PE1_WUPE0_MASK
                                         0x3u
#define LLWU PE1 WUPE0 SHIFT
                                        0
#define LLWU PE1 WUPE0 WIDTH
                                         2
#define LLWU PE1 WUPE0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE0 SHIFT))&LLWU PE1 WUPE0 MASK)
#define LLWU PE1 WUPE1 MASK
                                        0xCu
#define LLWU PE1 WUPE1 SHIFT
                                        2
#define LLWU PE1 WUPE1 WIDTH
#define LLWU PE1 WUPE1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE1 SHIFT))&LLWU PE1 WUPE1 MASK)
#define LLWU PE1 WUPE2 MASK
                                        0x30u
```

```
#define LLWU PE1 WUPE2 SHIFT
#define LLWU PE1 WUPE2 WIDTH
#define LLWU PE1 WUPE2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE2 SHIFT))&LLWU PE1 WUPE2 MASK)
#define LLWU PE1 WUPE3 MASK
                                       0xC0u
#define LLWU PE1 WUPE3 SHIFT
                                       6
#define LLWU PE1 WUPE3 WIDTH
                                        2
#define LLWU PE1 WUPE3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU_PE1_WUPE3_SHIFT))&LLWU_PE1_WUPE3_MASK)
/* PE2 Bit Fields */
#define LLWU PE2 WUPE4_MASK
                                       0x3u
#define LLWU PE2 WUPE4 SHIFT
                                       0
#define LLWU PE2 WUPE4 WIDTH
                                        2
#define LLWU PE2 WUPE4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE4 SHIFT))&LLWU PE2 WUPE4 MASK)
#define LLWU PE2 WUPE5 MASK
                                       0xCu
#define LLWU PE2 WUPE5 SHIFT
                                       2
#define LLWU PE2 WUPE5 WIDTH
                                        2
#define LLWU PE2 WUPE5(x)
(((uint8_t)(((uint8_t)(x))<<LLWU_PE2_WUPE5_SHIFT))&LLWU_PE2_WUPE5_MASK)
#define LLWU PE2 WUPE6 MASK
                                       0x30u
#define LLWU PE2 WUPE6 SHIFT
                                       4
#define LLWU PE2 WUPE6 WIDTH
#define LLWU PE2 WUPE6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE6 SHIFT))&LLWU PE2 WUPE6 MASK)
#define LLWU PE2 WUPE7 MASK
                                       0xC0u
#define LLWU PE2 WUPE7 SHIFT
#define LLWU PE2 WUPE7 WIDTH
                                        2
#define LLWU PE2 WUPE7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE7 SHIFT))&LLWU PE2 WUPE7 MASK)
/* PE3 Bit Fields */
#define LLWU PE3 WUPE8 MASK
                                       0x3u
#define LLWU PE3 WUPE8 SHIFT
                                       0
#define LLWU PE3 WUPE8 WIDTH
                                        2
#define LLWU PE3 WUPE8(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE8 SHIFT))&LLWU PE3 WUPE8 MASK)
#define LLWU PE3 WUPE9 MASK
                                       0xCu
#define LLWU PE3 WUPE9 SHIFT
                                       2
#define LLWU PE3 WUPE9 WIDTH
                                        2
#define LLWU PE3 WUPE9(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE9 SHIFT))&LLWU PE3 WUPE9 MASK)
#define LLWU PE3 WUPE10 MASK
                                        0x30u
#define LLWU PE3 WUPE10 SHIFT
#define LLWU PE3 WUPE10 WIDTH
                                        2
#define LLWU PE3 WUPE10(x)
(((uint8 t)(((uint8 t)(x))<<LLWU_PE3_WUPE10_SHIFT))&LLWU_PE3_WUPE10_MASK)
                                        0xC0u
#define LLWU PE3 WUPE11 MASK
#define LLWU PE3 WUPE11 SHIFT
                                       6
#define LLWU PE3 WUPE11 WIDTH
#define LLWU PE3 WUPE11(x)
(((uint8_t)(((uint8_t)(x))<<LLWU_PE3_WUPE11_SHIFT))&LLWU_PE3_WUPE11_MASK)
/* PE4 Bit Fields */
```

```
#define LLWU PE4 WUPE12 MASK
                                       0x3u
#define LLWU PE4 WUPE12 SHIFT
                                       2
#define LLWU PE4 WUPE12 WIDTH
#define LLWU PE4 WUPE12(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE12 SHIFT))&LLWU PE4 WUPE12 MASK)
#define LLWU PE4 WUPE13 MASK
                                       0xCu
#define LLWU PE4 WUPE13 SHIFT
                                      2
                                       2
#define LLWU PE4 WUPE13 WIDTH
#define LLWU PE4 WUPE13(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE13 SHIFT))&LLWU PE4 WUPE13 MASK)
#define LLWU PE4 WUPE14 MASK
                                       0x30u
#define LLWU PE4 WUPE14 SHIFT
                                      4
#define LLWU_PE4_WUPE14_WIDTH
                                       2
#define LLWU PE4 WUPE14(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE14 SHIFT))&LLWU PE4 WUPE14 MASK)
#define LLWU_PE4_WUPE15_MASK
                                       0xC0u
#define LLWU PE4 WUPE15 SHIFT
                                      6
#define LLWU PE4 WUPE15 WIDTH
                                       2
#define LLWU PE4 WUPE15(x)
(((uint8_t)(((uint8_t)(x))<<LLWU_PE4_WUPE15_SHIFT))&LLWU_PE4_WUPE15_MASK)
/* ME Bit Fields */
#define LLWU ME WUME0 MASK
                                       0x1u
#define LLWU ME WUME0 SHIFT
                                      0
#define LLWU ME WUME0 WIDTH
#define LLWU ME WUME0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME0 SHIFT))&LLWU ME WUME0 MASK)
#define LLWU ME WUME1 MASK
                                       0x2u
#define LLWU ME WUME1 SHIFT
                                       1
#define LLWU ME WUME1 WIDTH
                                        1
#define LLWU ME WUME1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME1 SHIFT))&LLWU ME WUME1 MASK)
#define LLWU ME WUME2 MASK
                                       0x4u
#define LLWU_ME_WUME2_SHIFT
#define LLWU ME WUME2 WIDTH
#define LLWU ME WUME2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME2 SHIFT))&LLWU ME WUME2 MASK)
#define LLWU ME WUME3 MASK
                                       0x8u
#define LLWU_ME_WUME3_SHIFT
                                       3
#define LLWU ME WUME3 WIDTH
                                        1
#define LLWU ME WUME3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME3 SHIFT))&LLWU ME WUME3 MASK)
#define LLWU ME WUME4 MASK
                                       0x10u
#define LLWU ME WUME4 SHIFT
                                       4
#define LLWU ME WUME4 WIDTH
                                        1
#define LLWU ME WUME4(x)
(((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME4_SHIFT))&LLWU_ME_WUME4_MASK)
#define LLWU ME WUME5 MASK
                                       0x20u
#define LLWU ME WUME5 SHIFT
                                      5
#define LLWU ME WUME5 WIDTH
#define LLWU ME WUME5(x)
(((uint8_t)(((uint8_t)(x)) << LLWU ME WUME5 SHIFT))&LLWU ME WUME5 MASK)
#define LLWU ME WUME6 MASK
                                       0x40u
```

```
#define LLWU ME WUME6 SHIFT
                                        6
#define LLWU ME WUME6 WIDTH
#define LLWU ME WUME6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME6 SHIFT))&LLWU ME WUME6 MASK)
#define LLWU ME WUME7 MASK
                                        0x80u
                                        7
#define LLWU ME WUME7 SHIFT
#define LLWU ME WUME7 WIDTH
                                         1
#define LLWU ME WUME7(x)
(((uint8 t)(((uint8_t)(x))<<LLWU_ME_WUME7_SHIFT))&LLWU_ME_WUME7_MASK)
/* F1 Bit Fields */
#define LLWU F1 WUF0 MASK
                                      0x1u
#define LLWU F1 WUF0 SHIFT
                                     0
#define LLWU F1 WUF0 WIDTH
                                       1
#define LLWU F1 WUF0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF0 SHIFT))&LLWU F1 WUF0 MASK)
#define LLWU F1 WUF1 MASK
                                      0x2u
#define LLWU F1 WUF1 SHIFT
                                      1
#define LLWU F1 WUF1 WIDTH
                                       1
#define LLWU F1 WUF1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF1 SHIFT))&LLWU F1 WUF1 MASK)
#define LLWU F1 WUF2 MASK
                                      0x4u
#define LLWU F1 WUF2 SHIFT
                                      2
#define LLWU F1 WUF2 WIDTH
                                       1
#define LLWU F1 WUF2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF2 SHIFT))&LLWU F1 WUF2 MASK)
#define LLWU F1 WUF3 MASK
                                      0x8u
                                      3
#define LLWU F1 WUF3 SHIFT
#define LLWU F1 WUF3 WIDTH
                                       1
#define LLWU F1 WUF3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF3 SHIFT))&LLWU F1 WUF3 MASK)
#define LLWU_F1_WUF4_MASK
                                      0x10u
#define LLWU F1 WUF4 SHIFT
                                     4
#define LLWU F1 WUF4 WIDTH
                                       1
#define LLWU F1 WUF4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF4 SHIFT))&LLWU F1 WUF4 MASK)
                                      0x20u
#define LLWU F1 WUF5 MASK
#define LLWU F1 WUF5 SHIFT
                                      5
#define LLWU F1 WUF5 WIDTH
#define LLWU F1 WUF5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF5 SHIFT))&LLWU F1 WUF5 MASK)
                                      0x40u
#define LLWU F1 WUF6 MASK
#define LLWU F1 WUF6 SHIFT
                                      6
#define LLWU F1 WUF6 WIDTH
                                       1
#define LLWU F1 WUF6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF6 SHIFT))&LLWU F1 WUF6 MASK)
#define LLWU F1 WUF7 MASK
                                      0x80u
#define LLWU F1 WUF7 SHIFT
                                      7
#define LLWU F1 WUF7 WIDTH
                                       1
#define LLWU F1 WUF7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF7 SHIFT))&LLWU F1 WUF7 MASK)
/* F2 Bit Fields */
#define LLWU F2 WUF8 MASK
                                      0x1u
```

```
#define LLWU F2 WUF8 SHIFT
                                      0
#define LLWU F2 WUF8 WIDTH
                                       1
#define LLWU F2 WUF8(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF8 SHIFT))&LLWU F2 WUF8 MASK)
#define LLWU F2 WUF9 MASK
                                      0x2u
#define LLWU F2 WUF9 SHIFT
                                      1
#define LLWU F2 WUF9 WIDTH
                                       1
#define LLWU F2 WUF9(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF9 SHIFT))&LLWU F2 WUF9 MASK)
#define LLWU F2 WUF10 MASK
                                       0x4u
#define LLWU F2 WUF10 SHIFT
                                      2
#define LLWU F2 WUF10 WIDTH
#define LLWU F2 WUF10(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF10 SHIFT))&LLWU F2 WUF10 MASK)
#define LLWU F2 WUF11 MASK
                                       0x8u
                                      3
#define LLWU F2 WUF11 SHIFT
#define LLWU F2 WUF11 WIDTH
                                       1
#define LLWU F2 WUF11(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF11 SHIFT))&LLWU F2 WUF11 MASK)
#define LLWU_F2_WUF12_MASK
                                       0x10u
#define LLWU F2 WUF12 SHIFT
                                      4
#define LLWU F2 WUF12 WIDTH
                                       1
#define LLWU F2 WUF12(x)
(((uint8 t)(((uint8 t)(x)) << LLWU_F2_WUF12_SHIFT))&LLWU_F2_WUF12_MASK)
#define LLWU F2 WUF13 MASK
                                       0x20u
                                      5
#define LLWU F2 WUF13 SHIFT
#define LLWU F2 WUF13 WIDTH
#define LLWU F2 WUF13(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF13 SHIFT))&LLWU F2 WUF13 MASK)
#define LLWU F2 WUF14 MASK
                                       0x40u
#define LLWU_F2_WUF14_SHIFT
                                      6
#define LLWU F2 WUF14 WIDTH
                                       1
#define LLWU F2 WUF14(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF14 SHIFT))&LLWU F2 WUF14 MASK)
#define LLWU F2 WUF15 MASK
                                       0x80u
                                      7
#define LLWU F2 WUF15 SHIFT
#define LLWU F2 WUF15 WIDTH
                                       1
#define LLWU F2 WUF15(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF15 SHIFT))&LLWU F2 WUF15 MASK)
/* F3 Bit Fields */
#define LLWU F3 MWUF0 MASK
                                        0x1u
#define LLWU F3 MWUF0 SHIFT
                                       0
#define LLWU F3 MWUF0 WIDTH
                                        1
#define LLWU F3 MWUF0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF0 SHIFT))&LLWU F3 MWUF0 MASK)
#define LLWU F3 MWUF1 MASK
                                        0x2u
#define LLWU F3 MWUF1 SHIFT
                                       1
#define LLWU F3 MWUF1 WIDTH
                                        1
#define LLWU F3 MWUF1(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F3 MWUF1 SHIFT))&LLWU_F3_MWUF1_MASK)
#define LLWU F3 MWUF2 MASK
                                        0x4u
#define LLWU F3 MWUF2 SHIFT
                                       2
```

```
#define LLWU F3 MWUF2 WIDTH
                                        1
#define LLWU F3 MWUF2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF2 SHIFT))&LLWU F3 MWUF2 MASK)
#define LLWU F3 MWUF3 MASK
                                        0x8u
#define LLWU F3 MWUF3 SHIFT
                                       3
#define LLWU F3 MWUF3 WIDTH
                                        1
#define LLWU F3 MWUF3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF3 SHIFT))&LLWU F3 MWUF3 MASK)
#define LLWU F3 MWUF4 MASK
                                        0x10u
#define LLWU F3 MWUF4 SHIFT
                                       4
#define LLWU F3 MWUF4_WIDTH
                                        1
#define LLWU F3 MWUF4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF4 SHIFT))&LLWU F3 MWUF4 MASK)
#define LLWU F3 MWUF5 MASK
                                        0x20u
#define LLWU F3 MWUF5 SHIFT
                                       5
                                        1
#define LLWU F3 MWUF5 WIDTH
#define LLWU F3 MWUF5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF5 SHIFT))&LLWU F3 MWUF5 MASK)
#define LLWU F3 MWUF6 MASK
                                        0x40u
#define LLWU F3 MWUF6 SHIFT
                                       6
#define LLWU F3 MWUF6 WIDTH
                                        1
#define LLWU F3 MWUF6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF6 SHIFT))&LLWU F3 MWUF6 MASK)
#define LLWU F3 MWUF7 MASK
                                        0x80u
#define LLWU F3 MWUF7 SHIFT
                                       7
#define LLWU F3 MWUF7 WIDTH
                                        1
#define LLWU F3 MWUF7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF7 SHIFT))&LLWU F3 MWUF7 MASK)
/* FILT1 Bit Fields */
#define LLWU FILT1 FILTSEL MASK
                                         0xFu
#define LLWU FILT1 FILTSEL SHIFT
                                        0
#define LLWU FILT1 FILTSEL WIDTH
                                         4
#define LLWU FILT1 FILTSEL(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT1 FILTSEL SHIFT))&LLWU FILT1 FILTSEL MASK)
#define LLWU FILT1 FILTE MASK
                                        0x60u
#define LLWU FILT1 FILTE SHIFT
                                       5
#define LLWU FILT1 FILTE WIDTH
                                        2
#define LLWU FILT1 FILTE(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT1 FILTE SHIFT))&LLWU FILT1 FILTE MASK)
#define LLWU FILT1 FILTF MASK
                                       0x80u
#define LLWU FILT1 FILTF SHIFT
                                       7
#define LLWU FILT1 FILTF WIDTH
                                        1
#define LLWU FILT1 FILTF(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT1 FILTF SHIFT))&LLWU FILT1 FILTF MASK)
/* FILT2 Bit Fields */
#define LLWU FILT2 FILTSEL MASK
                                         0xFu
#define LLWU FILT2 FILTSEL SHIFT
                                        0
#define LLWU FILT2 FILTSEL WIDTH
                                         4
#define LLWU FILT2 FILTSEL(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT2 FILTSEL SHIFT))&LLWU FILT2 FILTSEL MASK)
#define LLWU FILT2 FILTE MASK
                                       0x60u
#define LLWU FILT2 FILTE SHIFT
                                       5
```

```
#define LLWU FILT2 FILTE WIDTH
#define LLWU FILT2 FILTE(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT2 FILTE SHIFT))&LLWU FILT2 FILTE MASK)
#define LLWU FILT2 FILTF MASK
                                        0x80u
#define LLWU FILT2 FILTF SHIFT
                                        7
#define LLWU FILT2 FILTF WIDTH
                                         1
#define LLWU FILT2 FILTF(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT2 FILTF SHIFT))&LLWU FILT2 FILTF MASK)
/*!
* (a)}
*//* end of group LLWU Register Masks */
/* LLWU - Peripheral instance base addresses */
/** Peripheral LLWU base address */
#define LLWU BASE
                                 (0x4007C000u)
/** Peripheral LLWU base pointer */
#define LLWU
                              ((LLWU Type *)LLWU BASE)
#define LLWU BASE PTR
                                    (LLWU)
/** Array initializer of LLWU peripheral base addresses */
#define LLWU BASE ADDRS
                                      { LLWU BASE }
/** Array initializer of LLWU peripheral base pointers */
#define LLWU BASE PTRS
                                    { LLWU }
/* ______
 -- LLWU - Register accessor macros
* @addtogroup LLWU Register Accessor Macros LLWU - Register accessor macros
* @{
*/
/* LLWU - Register instance definitions */
/* LLWU */
#define LLWU PE1
                                LLWU PE1 REG(LLWU)
#define LLWU PE2
                                LLWU PE2 REG(LLWU)
#define LLWU PE3
                                LLWU PE3 REG(LLWU)
#define LLWU PE4
                                LLWU PE4 REG(LLWU)
#define LLWU ME
                                LLWU ME REG(LLWU)
#define LLWU F1
                               LLWU F1 REG(LLWU)
#define LLWU F2
                               LLWU F2 REG(LLWU)
#define LLWU F3
                               LLWU F3 REG(LLWU)
#define LLWU FILT1
                                 LLWU FILT1 REG(LLWU)
#define LLWU FILT2
                                 LLWU FILT2 REG(LLWU)
/*!
* @}
*//* end of group LLWU Register Accessor Macros */
```

```
/*!
* (a)}
*//* end of group LLWU Peripheral Access Layer */
/* _____
 -- LPTMR Peripheral Access Laver
 */
* @addtogroup LPTMR Peripheral Access Layer LPTMR Peripheral Access Layer
* @{
*/
/** LPTMR - Register Layout Typedef */
typedef struct {
__IO uint32_t CSR;
                           /**< Low Power Timer Control Status Register, offset: 0x0 */
                           /**< Low Power Timer Prescale Register, offset: 0x4 */
  IO uint32 t PSR;
                            /**< Low Power Timer Compare Register, offset: 0x8 */
  IO uint32 t CMR;
                            /**< Low Power Timer Counter Register, offset: 0xC */
  IO uint32 t CNR;
} LPTMR Type, *LPTMR MemMapPtr;
/* _____
 -- LPTMR - Register accessor macros
 */
/*!
* @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor macros
* @{
*/
/* LPTMR - Register accessors */
#define LPTMR CSR REG(base)
                                 ((base)->CSR)
#define LPTMR PSR REG(base)
                                 ((base)->PSR)
#define LPTMR CMR REG(base)
                                 ((base)->CMR)
#define LPTMR CNR REG(base)
                                 ((base)->CNR)
/*!
* (a)}
*//* end of group LPTMR Register Accessor Macros */
/* ______
 -- LPTMR Register Masks
 */
* @addtogroup LPTMR Register Masks LPTMR Register Masks
* @{
*/
```

```
/* CSR Bit Fields */
#define LPTMR CSR TEN MASK
                                       0x1u
#define LPTMR CSR TEN SHIFT
                                       0
#define LPTMR CSR_TEN_WIDTH
                                        1
#define LPTMR CSR TEN(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TEN SHIFT))&LPTMR CSR TEN MASK)
#define LPTMR CSR TMS MASK
                                        0x2u
#define LPTMR CSR TMS SHIFT
                                       1
#define LPTMR CSR TMS WIDTH
                                        1
#define LPTMR CSR TMS(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TMS SHIFT))&LPTMR CSR TMS MASK)
#define LPTMR CSR TFC MASK
                                       0x4u
                                       2
#define LPTMR CSR TFC SHIFT
#define LPTMR CSR TFC WIDTH
                                        1
#define LPTMR CSR TFC(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TFC SHIFT))&LPTMR CSR TFC MASK)
#define LPTMR CSR TPP MASK
                                       0x8u
#define LPTMR CSR TPP SHIFT
                                      3
#define LPTMR CSR TPP WIDTH
                                       1
#define LPTMR CSR TPP(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TPP SHIFT))&LPTMR CSR TPP MASK)
#define LPTMR CSR TPS MASK
                                       0x30u
#define LPTMR CSR TPS SHIFT
                                      4
#define LPTMR CSR TPS WIDTH
                                       2
#define LPTMR CSR TPS(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TPS SHIFT))&LPTMR CSR TPS MASK)
#define LPTMR CSR TIE MASK
                                       0x40u
#define LPTMR CSR TIE SHIFT
                                      6
#define LPTMR CSR TIE WIDTH
                                       1
#define LPTMR CSR TIE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TIE SHIFT))&LPTMR CSR TIE MASK)
#define LPTMR CSR TCF MASK
                                       0x80u
                                       7
#define LPTMR CSR TCF SHIFT
#define LPTMR CSR TCF WIDTH
                                        1
#define LPTMR CSR TCF(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TCF SHIFT))&LPTMR CSR TCF MASK)
/* PSR Bit Fields */
#define LPTMR PSR PCS MASK
                                       0x3u
#define LPTMR PSR PCS SHIFT
                                      0
                                       2
#define LPTMR PSR PCS WIDTH
#define LPTMR PSR PCS(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR PSR PCS SHIFT))&LPTMR PSR PCS MASK)
#define LPTMR PSR PBYP MASK
                                        0x4u
                                       2
#define LPTMR PSR PBYP SHIFT
#define LPTMR PSR PBYP WIDTH
                                        1
#define LPTMR PSR PBYP(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PBYP SHIFT))&LPTMR PSR PBYP MASK)
#define LPTMR PSR PRESCALE MASK
                                           0x78u
#define LPTMR PSR PRESCALE SHIFT
                                          3
#define LPTMR PSR PRESCALE WIDTH
                                           4
#define LPTMR PSR PRESCALE(x)
```

```
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PRESCALE SHIFT))&LPTMR PSR PRESCALE MASK)
/* CMR Bit Fields */
#define LPTMR CMR COMPARE MASK
                                           0xFFFFu
#define LPTMR CMR COMPARE SHIFT
                                          0
#define LPTMR_CMR_COMPARE_WIDTH
                                           16
#define LPTMR CMR COMPARE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CMR COMPARE SHIFT))&LPTMR CMR COMPARE MASK)
/* CNR Bit Fields */
#define LPTMR CNR COUNTER MASK
                                          0xFFFFu
#define LPTMR CNR COUNTER SHIFT
                                         0
#define LPTMR CNR COUNTER WIDTH
                                          16
#define LPTMR CNR_COUNTER(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CNR COUNTER SHIFT))&LPTMR CNR COUNTER MASK)
/*!
* (a)}
*//* end of group LPTMR Register Masks */
/* LPTMR - Peripheral instance base addresses */
/** Peripheral LPTMR0 base address */
#define LPTMR0 BASE
                                 (0x40040000u)
/** Peripheral LPTMR0 base pointer */
#define LPTMR0
                             ((LPTMR Type *)LPTMR0 BASE)
#define LPTMR0 BASE PTR
                                   (LPTMR0)
/** Array initializer of LPTMR peripheral base addresses */
#define LPTMR BASE ADDRS
                                     { LPTMR0 BASE }
/** Array initializer of LPTMR peripheral base pointers */
#define LPTMR BASE PTRS
                                    { LPTMR0 }
/* ______
 -- LPTMR - Register accessor macros
 */
/*!
* @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor macros
*/
/* LPTMR - Register instance definitions */
/* LPTMR0 */
#define LPTMR0 CSR
                                LPTMR CSR REG(LPTMR0)
#define LPTMR0 PSR
                                LPTMR PSR REG(LPTMR0)
#define LPTMR0 CMR
                                LPTMR CMR REG(LPTMR0)
#define LPTMR0 CNR
                                LPTMR CNR REG(LPTMR0)
/*!
*//* end of group LPTMR Register Accessor Macros */
```

```
/*!
* (a)}
*//* end of group LPTMR Peripheral Access Layer */
   -- MCG Peripheral Access Layer
 */
/*!
* @addtogroup MCG Peripheral Access Layer MCG Peripheral Access Layer
*/
/** MCG - Register Layout Typedef */
typedef struct {
  IO uint8 t C1;
                               /**< MCG Control 1 Register, offset: 0x0 */
                               /**< MCG Control 2 Register, offset: 0x1 */
  IO uint8 t C2;
                               /**< MCG Control 3 Register, offset: 0x2 */
  IO uint8 t C3;
                               /**< MCG Control 4 Register, offset: 0x3 */
  IO uint8 t C4;
                               /**< MCG Control 5 Register, offset: 0x4 */
  IO uint8 t C5;
                               /**< MCG Control 6 Register, offset: 0x5 */
  IO uint8 t C6;
  IO uint8 tS;
                              /**< MCG Status Register, offset: 0x6 */
   uint8 t RESERVED 0[1];
  IO uint8 t SC;
                               /**< MCG Status and Control Register, offset: 0x8 */
   uint8 t RESERVED 1[1];
  IO uint8 t ATCVH;
                                  /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
                                  /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
  IO uint8 t ATCVL;
                              /**< MCG Control 7 Register, offset: 0xC */
  I uint8 t C7;
                               /**< MCG Control 8 Register, offset: 0xD */
  IO uint8 t C8;
  I uint8 t C9;
                              /**< MCG Control 9 Register, offset: 0xE */
                              /**< MCG Control 10 Register, offset: 0xF */
  I uint8 t C10;
} MCG Type, *MCG MemMapPtr;
  ______
 -- MCG - Register accessor macros
 */
* @addtogroup MCG Register Accessor Macros MCG - Register accessor macros
* @{
*/
/* MCG - Register accessors */
#define MCG_C1_REG(base)
                                     ((base)->C1)
#define MCG C2 REG(base)
                                    ((base)->C2)
#define MCG C3 REG(base)
                                     ((base)->C3)
#define MCG C4 REG(base)
                                    ((base)->C4)
#define MCG C5 REG(base)
                                     ((base)->C5)
#define MCG C6 REG(base)
                                    ((base)->C6)
#define MCG S REG(base)
                                    ((base)->S)
```

```
#define MCG SC REG(base)
                                     ((base)->SC)
#define MCG ATCVH REG(base)
                                        ((base)->ATCVH)
#define MCG ATCVL REG(base)
                                       ((base)->ATCVL)
#define MCG C7 REG(base)
                                     ((base)->C7)
#define MCG C8 REG(base)
                                    ((base)->C8)
#define MCG C9 REG(base)
                                     ((base)->C9)
                                     ((base)->C10)
#define MCG C10 REG(base)
/*!
* (a)}
*//* end of group MCG Register Accessor Macros */
 -- MCG Register Masks
/*!
* @addtogroup MCG Register Masks MCG Register Masks
* @{
*/
/* C1 Bit Fields */
#define MCG C1 IREFSTEN MASK
                                          0x1u
#define MCG C1 IREFSTEN SHIFT
                                         0
#define MCG C1 IREFSTEN WIDTH
                                          1
#define MCG C1 IREFSTEN(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 IREFSTEN SHIFT))&MCG C1 IREFSTEN MASK)
#define MCG C1 IRCLKEN MASK
                                          0x2u
#define MCG C1 IRCLKEN SHIFT
                                         1
#define MCG C1 IRCLKEN WIDTH
                                          1
#define MCG C1 IRCLKEN(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 IRCLKEN SHIFT))&MCG C1 IRCLKEN MASK)
#define MCG C1 IREFS MASK
                                       0x4u
#define MCG C1 IREFS SHIFT
                                       2
#define MCG C1 IREFS WIDTH
                                        1
#define MCG C1 IREFS(x)
(((uint8 t)(((uint8 t)(x))<<MCG C1 IREFS SHIFT))&MCG C1 IREFS MASK)
#define MCG C1 FRDIV MASK
                                        0x38u
#define MCG C1 FRDIV SHIFT
                                       3
#define MCG C1 FRDIV WIDTH
                                        3
#define MCG C1 FRDIV(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 FRDIV SHIFT))&MCG C1 FRDIV MASK)
#define MCG C1 CLKS MASK
                                        0xC0u
#define MCG C1 CLKS SHIFT
                                       6
#define MCG C1 CLKS WIDTH
                                        2
#define MCG C1 CLKS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 CLKS SHIFT))&MCG C1 CLKS MASK)
/* C2 Bit Fields */
#define MCG C2 IRCS MASK
                                       0x1u
#define MCG C2 IRCS SHIFT
                                      0
#define MCG C2 IRCS WIDTH
                                       1
```

```
#define MCG C2 IRCS(x)
(((uint8 t)(((uint8 t)(x)) << MCG_C2_IRCS_SHIFT))&MCG_C2_IRCS_MASK)
#define MCG C2 LP MASK
                                     0x2u
#define MCG C2 LP SHIFT
                                    1
#define MCG C2 LP WIDTH
                                     1
#define MCG C2 LP(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 LP SHIFT))&MCG C2 LP MASK)
#define MCG C2 EREFS0 MASK
                                       0x4u
#define MCG C2 EREFS0 SHIFT
                                      2
#define MCG C2 EREFS0 WIDTH
                                        1
#define MCG C2 EREFS0(x)
(((uint8 t)(((uint8 t)(x))<<MCG C2 EREFS0 SHIFT))&MCG C2 EREFS0 MASK)
#define MCG_C2_HGO0 MASK
                                      0x8u
                                      3
#define MCG C2 HGO0 SHIFT
#define MCG C2 HGO0 WIDTH
                                       1
#define MCG C2 HGO0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 HGO0 SHIFT))&MCG C2 HGO0 MASK)
#define MCG C2 RANGE0 MASK
                                        0x30u
                                       4
#define MCG C2 RANGE0 SHIFT
#define MCG C2 RANGE0 WIDTH
                                        2
#define MCG C2 RANGE0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 RANGE0 SHIFT))&MCG C2 RANGE0 MASK)
#define MCG C2 LOCRE0 MASK
                                        0x80u
#define MCG C2 LOCRE0 SHIFT
                                       7
#define MCG C2 LOCRE0 WIDTH
                                        1
#define MCG C2 LOCRE0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 LOCRE0 SHIFT))&MCG C2 LOCRE0 MASK)
/* C3 Bit Fields */
#define MCG C3 SCTRIM MASK
                                        0xFFu
#define MCG C3 SCTRIM SHIFT
                                       0
#define MCG_C3_SCTRIM_WIDTH
                                        8
#define MCG C3 SCTRIM(x)
(((uint8 t)(((uint8 t)(x)) << MCG C3 SCTRIM SHIFT))&MCG C3 SCTRIM MASK)
/* C4 Bit Fields */
#define MCG C4 SCFTRIM MASK
                                        0x1u
#define MCG C4 SCFTRIM SHIFT
                                       0
#define MCG C4 SCFTRIM WIDTH
                                        1
#define MCG C4 SCFTRIM(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 SCFTRIM SHIFT))&MCG C4 SCFTRIM MASK)
#define MCG C4 FCTRIM MASK
                                       0x1Eu
                                       1
#define MCG C4 FCTRIM SHIFT
#define MCG C4 FCTRIM WIDTH
                                        4
#define MCG C4 FCTRIM(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 FCTRIM SHIFT))&MCG C4 FCTRIM MASK)
#define MCG C4 DRST DRS MASK
                                         0x60u
                                        5
#define MCG C4 DRST DRS SHIFT
                                         2
#define MCG C4 DRST DRS WIDTH
#define MCG C4 DRST DRS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 DRST DRS SHIFT))&MCG C4 DRST DRS MASK)
#define MCG C4 DMX32 MASK
                                       0x80u
#define MCG C4 DMX32 SHIFT
                                       7
#define MCG C4 DMX32 WIDTH
                                        1
```

```
#define MCG C4 DMX32(x)
(((uint8 t)(((uint8 t)(x)) << MCG_C4_DMX32_SHIFT))&MCG_C4_DMX32_MASK)
/* C5 Bit Fields */
#define MCG C5 PRDIV0 MASK
                                        0x1Fu
#define MCG C5 PRDIV0 SHIFT
#define MCG C5 PRDIV0 WIDTH
                                        5
#define MCG C5 PRDIV0(x)
(((uint8 t)(((uint8 t)(x))<<MCG C5 PRDIV0 SHIFT))&MCG C5 PRDIV0 MASK)
#define MCG C5 PLLSTEN0 MASK
#define MCG C5 PLLSTEN0_SHIFT
                                        5
#define MCG C5 PLLSTEN0 WIDTH
                                          1
#define MCG C5 PLLSTEN0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C5 PLLSTEN0 SHIFT))&MCG C5 PLLSTEN0 MASK)
#define MCG C5 PLLCLKEN0 MASK
                                          0x40u
#define MCG C5 PLLCLKEN0 SHIFT
                                          6
#define MCG C5 PLLCLKEN0 WIDTH
                                           1
#define MCG C5 PLLCLKEN0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C5 PLLCLKEN0 SHIFT))&MCG C5 PLLCLKEN0 MASK)
/* C6 Bit Fields */
#define MCG_C6_VDIV0_MASK
                                       0x1Fu
#define MCG C6 VDIV0 SHIFT
                                      0
#define MCG C6 VDIV0 WIDTH
                                        5
#define MCG C6 VDIV0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 VDIV0 SHIFT))&MCG C6 VDIV0 MASK)
#define MCG C6 CME0 MASK
                                       0x20u
                                      5
#define MCG C6 CME0 SHIFT
#define MCG C6 CME0 WIDTH
                                       1
#define MCG C6 CME0(x)
(((uint8 t)(((uint8 t)(x)) \le MCG C6 CME0 SHIFT)) \& MCG C6 CME0 MASK)
#define MCG C6 PLLS MASK
                                      0x40u
#define MCG_C6_PLLS_SHIFT
                                      6
#define MCG C6 PLLS WIDTH
                                       1
#define MCG C6 PLLS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 PLLS SHIFT))&MCG C6 PLLS MASK)
#define MCG C6 LOLIE0 MASK
                                       0x80u
                                       7
#define MCG C6 LOLIE0 SHIFT
#define MCG C6 LOLIE0 WIDTH
                                        1
#define MCG C6 LOLIE0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 LOLIE0 SHIFT))&MCG C6 LOLIE0 MASK)
/* S Bit Fields */
#define MCG S IRCST MASK
                                      0x1u
#define MCG S IRCST SHIFT
                                     0
#define MCG S IRCST WIDTH
                                       1
#define MCG S IRCST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S IRCST SHIFT))&MCG S IRCST MASK)
#define MCG_S_OSCINITO_MASK
                                        0x2u
#define MCG S OSCINITO SHIFT
                                       1
#define MCG S OSCINITO WIDTH
                                        1
#define MCG S OSCINITO(x)
(((uint8 t)(((uint8 t)(x)) << MCG S OSCINITO SHIFT))&MCG S OSCINITO MASK)
#define MCG_S_CLKST_MASK
                                       0xCu
#define MCG S CLKST SHIFT
                                      2
```

```
#define MCG S CLKST WIDTH
                                       2
#define MCG S CLKST(x)
(((uint8_t)(((uint8_t)(x)) << MCG_S_CLKST_SHIFT))&MCG_S_CLKST_MASK)
#define MCG S IREFST MASK
                                      0x10u
#define MCG S IREFST SHIFT
                                      4
#define MCG S IREFST WIDTH
                                       1
#define MCG S IREFST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S IREFST SHIFT))&MCG S IREFST MASK)
#define MCG S PLLST MASK
                                      0x20u
#define MCG S PLLST SHIFT
                                     5
#define MCG S PLLST WIDTH
                                      1
#define MCG S PLLST(x)
(((uint8\_t)(((uint8\_t)(x)) << MCG\_S\_PLLST\_SHIFT)) \& MCG\_S\_PLLST\_MASK)
#define MCG S LOCK0 MASK
                                      0x40u
#define MCG S LOCK0_SHIFT
                                      6
#define MCG S LOCK0 WIDTH
                                       1
#define MCG S LOCK0(x)
(((uint8 t)(((uint8 t)(x)) << MCG S LOCK0 SHIFT))&MCG S LOCK0 MASK)
#define MCG S LOLSO MASK
                                      0x80u
#define MCG_S_LOLS0_SHIFT
                                      7
#define MCG S LOLSO WIDTH
                                       1
#define MCG S LOLS0(x)
(((uint8 t)(((uint8 t)(x))<<MCG S LOLS0 SHIFT))&MCG S LOLS0 MASK)
/* SC Bit Fields */
#define MCG SC LOCS0 MASK
                                       0x1u
#define MCG SC LOCS0 SHIFT
                                      0
#define MCG SC LOCS0 WIDTH
#define MCG SC LOCS0(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC LOCS0 SHIFT))&MCG SC LOCS0 MASK)
#define MCG SC FCRDIV MASK
                                        0xEu
#define MCG_SC_FCRDIV_SHIFT
                                       1
#define MCG SC FCRDIV WIDTH
                                        3
#define MCG SC FCRDIV(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC FCRDIV SHIFT))&MCG SC FCRDIV MASK)
#define MCG SC FLTPRSRV MASK
                                         0x10u
#define MCG SC FLTPRSRV SHIFT
                                         4
#define MCG SC FLTPRSRV WIDTH
                                          1
#define MCG SC FLTPRSRV(x)
(((uint8_t)(((uint8_t)(x)) << MCG_SC_FLTPRSRV_SHIFT))&MCG_SC_FLTPRSRV_MASK)
#define MCG SC ATMF MASK
                                       0x20u
                                      5
#define MCG SC ATMF SHIFT
#define MCG SC ATMF WIDTH
                                       1
#define MCG SC ATMF(x)
(((uint8_t)(((uint8_t)(x))<<MCG_SC_ATMF_SHIFT))&MCG_SC_ATMF_MASK)
#define MCG SC ATMS MASK
                                       0x40u
#define MCG_SC_ATMS_SHIFT
                                      6
#define MCG SC ATMS WIDTH
                                       1
#define MCG SC ATMS(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATMS SHIFT))&MCG SC ATMS MASK)
#define MCG SC ATME MASK
                                       0x80u
#define MCG SC ATME SHIFT
                                      7
#define MCG SC ATME WIDTH
                                        1
```

```
#define MCG SC ATME(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATME SHIFT))&MCG SC ATME MASK)
/* ATCVH Bit Fields */
#define MCG ATCVH ATCVH MASK
                                           0xFFu
#define MCG ATCVH ATCVH SHIFT
                                          0
#define MCG ATCVH ATCVH WIDTH
                                           8
#define MCG ATCVH ATCVH(x)
(((uint8 t)(((uint8 t)(x)) << MCG ATCVH ATCVH SHIFT))&MCG ATCVH ATCVH MASK)
/* ATCVL Bit Fields */
#define MCG ATCVL ATCVL MASK
                                          0xFFu
#define MCG ATCVL ATCVL SHIFT
                                          0
#define MCG ATCVL ATCVL WIDTH
                                           8
#define MCG ATCVL ATCVL(x)
(((uint8 t)(((uint8 t)(x)) << MCG ATCVL ATCVL SHIFT))&MCG ATCVL ATCVL MASK)
/* C8 Bit Fields */
#define MCG C8 LOLRE MASK
                                       0x40u
#define MCG C8 LOLRE SHIFT
                                       6
#define MCG C8 LOLRE WIDTH
                                        1
#define MCG C8 LOLRE(x)
(((uint8 t)(((uint8 t)(x))<<MCG C8 LOLRE SHIFT))&MCG C8 LOLRE MASK)
/*!
* (a)}
*//* end of group MCG Register Masks */
/* MCG - Peripheral instance base addresses */
/** Peripheral MCG base address */
#define MCG BASE
                                 (0x40064000u)
/** Peripheral MCG base pointer */
#define MCG
                             ((MCG Type *)MCG BASE)
#define MCG BASE PTR
                                   (MCG)
/** Array initializer of MCG peripheral base addresses */
#define MCG BASE ADDRS
                                     { MCG BASE }
/** Array initializer of MCG peripheral base pointers */
#define MCG BASE PTRS
                                   { MCG }
/* ______
 -- MCG - Register accessor macros
* @addtogroup MCG Register Accessor Macros MCG - Register accessor macros
* @{
*/
/* MCG - Register instance definitions */
/* MCG */
#define MCG C1
                               MCG C1 REG(MCG)
#define MCG C2
                               MCG C2 REG(MCG)
#define MCG C3
                               MCG C3 REG(MCG)
```

```
#define MCG C4
                             MCG C4 REG(MCG)
                             MCG C5 REG(MCG)
#define MCG C5
#define MCG C6
                             MCG C6 REG(MCG)
#define MCG S
                             MCG S REG(MCG)
#define MCG SC
                             MCG SC REG(MCG)
#define MCG ATCVH
                                MCG ATCVH REG(MCG)
#define MCG ATCVL
                                MCG ATCVL REG(MCG)
#define MCG C7
                             MCG C7 REG(MCG)
#define MCG C8
                             MCG C8 REG(MCG)
#define MCG C9
                             MCG C9 REG(MCG)
#define MCG C10
                              MCG C10 REG(MCG)
/*!
* (a)}
*//* end of group MCG Register Accessor Macros */
/* MCG C2[EREFS] backward compatibility */
#define MCG C2 EREFS MASK
                              (MCG C2 EREFS0 MASK)
#define MCG C2 EREFS SHIFT
                             (MCG C2 EREFS0 SHIFT)
#define MCG C2 EREFS WIDTH
                              (MCG C2 EREFS0 WIDTH)
#define MCG C2 EREFS(x)
                           (MCG C2 EREFSO(x))
/* MCG C2[HGO] backward compatibility */
#define MCG C2 HGO MASK
                            (MCG C2 HGO0 MASK)
#define MCG C2 HGO SHIFT
                            (MCG C2 HGO0 SHIFT)
#define MCG C2 HGO WIDTH
                             (MCG C2 HGO0 WIDTH)
#define MCG C2 HGO(x)
                         (MCG C2 HGO0(x))
/* MCG C2[RANGE] backward compatibility */
#define MCG C2 RANGE MASK
                               (MCG C2 RANGE0 MASK)
#define MCG C2 RANGE SHIFT
                              (MCG C2 RANGE0 SHIFT)
#define MCG C2 RANGE WIDTH
                               (MCG C2 RANGE0 WIDTH)
#define MCG C2 RANGE(x)
                            (MCG C2 RANGEO(x))
/*!
* (a)}
*//* end of group MCG Peripheral Access Layer */
/* ______
 -- MCM Peripheral Access Layer
/*!
* @addtogroup MCM Peripheral Access Layer MCM Peripheral Access Layer
* @{
*/
/** MCM - Register Layout Typedef */
typedef struct {
   uint8 t RESERVED 0[8];
```

```
I uint16 t PLASC;
                               /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
 I uint16 t PLAMC;
                               /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
                                /**< Platform Control Register, offset: 0xC */
  IO uint32 t PLACR;
   uint8 t RESERVED 1[48];
  IO uint32 t CPO;
                              /**< Compute Operation Control Register, offset: 0x40 */
} MCM Type, *MCM MemMapPtr;
/* _____
 -- MCM - Register accessor macros
/*!
* @addtogroup MCM Register Accessor Macros MCM - Register accessor macros
* @{
*/
/* MCM - Register accessors */
#define MCM PLASC REG(base)
                                    ((base)->PLASC)
#define MCM PLAMC REG(base)
                                     ((base)->PLAMC)
                                     ((base)->PLACR)
#define MCM PLACR REG(base)
#define MCM CPO REG(base)
                                   ((base)->CPO)
/*!
* (a)}
*//* end of group MCM Register Accessor Macros */
 ______
 -- MCM Register Masks
 */
* @addtogroup MCM Register Masks MCM Register Masks
* @{
*/
/* PLASC Bit Fields */
#define MCM PLASC ASC MASK
                                       0xFFu
#define MCM PLASC ASC SHIFT
                                      0
#define MCM PLASC ASC WIDTH
                                       8
#define MCM PLASC ASC(x)
(((uint16 t)(((uint16 t)(x))<<MCM PLASC ASC SHIFT))&MCM PLASC ASC MASK)
/* PLAMC Bit Fields */
#define MCM PLAMC AMC MASK
                                        0xFFu
#define MCM PLAMC AMC SHIFT
                                       0
#define MCM PLAMC AMC WIDTH
                                        8
#define MCM PLAMC AMC(x)
(((uint16 t)(((uint16 t)(x)) << MCM PLAMC AMC SHIFT))&MCM PLAMC AMC MASK)
/* PLACR Bit Fields */
#define MCM PLACR ARB MASK
                                       0x200u
#define MCM PLACR ARB SHIFT
                                      9
```

```
#define MCM PLACR ARB WIDTH
                                        1
#define MCM PLACR ARB(x)
(((uint32_t)(((uint32_t)(x)) << MCM_PLACR_ARB_SHIFT))&MCM_PLACR_ARB_MASK)
#define MCM PLACR CFCC MASK
                                        0x400u
#define MCM PLACR CFCC SHIFT
                                       10
#define MCM PLACR CFCC WIDTH
                                        1
#define MCM PLACR CFCC(x)
(((uint32_t)(((uint32_t)(x)) << MCM_PLACR_CFCC_SHIFT))&MCM_PLACR_CFCC_MASK)
#define MCM PLACR DFCDA MASK
                                         0x800u
#define MCM PLACR DFCDA SHIFT
                                        11
#define MCM PLACR DFCDA WIDTH
                                         1
#define MCM PLACR DFCDA(x)
(((uint32_t)(((uint32_t)(x)) << MCM_PLACR_DFCDA_SHIFT))&MCM_PLACR_DFCDA_MASK)
#define MCM PLACR DFCIC MASK
                                        0x1000u
#define MCM PLACR DFCIC SHIFT
                                       12
                                        1
#define MCM PLACR DFCIC WIDTH
#define MCM PLACR DFCIC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCIC SHIFT))&MCM PLACR DFCIC MASK)
#define MCM PLACR DFCC MASK
                                        0x2000u
#define MCM PLACR DFCC_SHIFT
                                       13
#define MCM PLACR DFCC WIDTH
                                        1
#define MCM PLACR DFCC(x)
(((uint32_t)(((uint32_t)(x)) << MCM_PLACR_DFCC_SHIFT))&MCM_PLACR_DFCC_MASK)
#define MCM PLACR EFDS MASK
                                       0x4000u
#define MCM PLACR EFDS SHIFT
                                       14
#define MCM PLACR EFDS WIDTH
                                        1
#define MCM PLACR EFDS(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR EFDS SHIFT))&MCM PLACR EFDS MASK)
#define MCM PLACR DFCS MASK
                                       0x8000u
#define MCM PLACR DFCS SHIFT
                                       15
#define MCM PLACR DFCS WIDTH
                                        1
#define MCM PLACR DFCS(x)
(((uint32_t)(((uint32_t)(x))<<MCM_PLACR_DFCS_SHIFT))&MCM_PLACR_DFCS_MASK)
#define MCM PLACR ESFC MASK
                                       0x10000u
#define MCM PLACR ESFC SHIFT
                                       16
#define MCM PLACR ESFC WIDTH
                                        1
#define MCM PLACR ESFC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR ESFC SHIFT))&MCM PLACR ESFC MASK)
/* CPO Bit Fields */
#define MCM CPO CPOREQ MASK
                                        0x1u
                                       0
#define MCM CPO CPOREQ SHIFT
#define MCM CPO CPOREQ WIDTH
#define MCM CPO CPOREQ(x)
(((uint32 t)(((uint32 t)(x))<<MCM CPO CPOREQ SHIFT))&MCM CPO CPOREQ MASK)
#define MCM CPO CPOACK MASK
                                        0x2u
#define MCM_CPO_CPOACK_SHIFT
                                       1
#define MCM CPO CPOACK WIDTH
                                         1
#define MCM CPO CPOACK(x)
(((uint32 t)(((uint32 t)(x)) << MCM CPO CPOACK SHIFT))&MCM CPO CPOACK MASK)
#define MCM CPO CPOWOI MASK
                                        0x4u
#define MCM CPO CPOWOI SHIFT
                                       2
#define MCM CPO CPOWOI WIDTH
```

```
#define MCM CPO CPOWOI(x)
(((uint32 t)(((uint32 t)(x))<<MCM CPO CPOWOI SHIFT))&MCM CPO CPOWOI MASK)
/*!
* (a)}
*//* end of group MCM Register Masks */
/* MCM - Peripheral instance base addresses */
/** Peripheral MCM base address */
#define MCM BASE
                               (0xF0003000u)
/** Peripheral MCM base pointer */
#define MCM
                            ((MCM Type *)MCM BASE)
#define MCM BASE PTR
                                 (MCM)
/** Array initializer of MCM peripheral base addresses */
#define MCM BASE ADDRS
                                   { MCM BASE }
/** Array initializer of MCM peripheral base pointers */
#define MCM BASE PTRS
/* ______
 -- MCM - Register accessor macros
 */
* @addtogroup MCM Register Accessor Macros MCM - Register accessor macros
* @{
*/
/* MCM - Register instance definitions */
/* MCM */
#define MCM PLASC
                               MCM PLASC REG(MCM)
#define MCM PLAMC
                                MCM PLAMC REG(MCM)
#define MCM PLACR
                                MCM PLACR REG(MCM)
#define MCM CPO
                              MCM CPO REG(MCM)
/*!
* @}
*//* end of group MCM Register Accessor Macros */
/*!
*//* end of group MCM Peripheral Access Layer */
/* ______
 -- MTB Peripheral Access Layer
/*!
* @addtogroup MTB Peripheral Access Layer MTB Peripheral Access Layer
```

```
/** MTB - Register Layout Typedef */
typedef struct {
 IO uint32 t POSITION;
                                      /**< MTB Position Register, offset: 0x0 */
                                      /**< MTB Master Register, offset: 0x4 */
  IO uint32 t MASTER;
                                    /**< MTB Flow Register, offset: 0x8 */
   IO uint32 t FLOW;
  I uint32 t BASE;
                                   /**< MTB Base Register, offset: 0xC */
   uint8 t RESERVED 0[3824];
  I uint32 t MODECTRL;
                                       /**< Integration Mode Control Register, offset: 0xF00 */
   uint8 t RESERVED 1[156];
 I uint32 t TAGSET;
                                    /** < Claim TAG Set Register, offset: 0xFA0 */
                                      /**< Claim TAG Clear Register, offset: 0xFA4 */
  I uint32 t TAGCLEAR;
   uint8 t RESERVED 2[8];
  I uint32 t LOCKACCESS;
                                        /**< Lock Access Register, offset: 0xFB0 */
 I uint32 t LOCKSTAT;
                                      /**< Lock Status Register, offset: 0xFB4 */
 I uint32 t AUTHSTAT;
                                      /**< Authentication Status Register, offset: 0xFB8 */
                                        /**< Device Architecture Register, offset: 0xFBC */
  I uint32 t DEVICEARCH;
   uint8 t RESERVED 3[8];
 __I uint32_t DEVICECFG;
                                       /**< Device Configuration Register, offset: 0xFC8 */
  I uint32 t DEVICETYPID;
                                        /**< Device Type Identifier Register, offset: 0xFCC */
  I uint32 t PERIPHID[8];
                                      /**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 */
  I uint32 t COMPID[4];
                                      /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
} MTB Type, *MTB MemMapPtr;
 -- MTB - Register accessor macros
/*!
* @addtogroup MTB Register Accessor Macros MTB - Register accessor macros
* @{
*/
/* MTB - Register accessors */
#define MTB POSITION REG(base)
                                           ((base)->POSITION)
#define MTB MASTER REG(base)
                                           ((base)->MASTER)
#define MTB FLOW REG(base)
                                          ((base)->FLOW)
#define MTB BASE REG(base)
                                         ((base)->BASE)
#define MTB MODECTRL REG(base)
                                             ((base)->MODECTRL)
#define MTB TAGSET REG(base)
                                           ((base)->TAGSET)
#define MTB TAGCLEAR REG(base)
                                             ((base)->TAGCLEAR)
#define MTB LOCKACCESS REG(base)
                                               ((base)->LOCKACCESS)
#define MTB LOCKSTAT REG(base)
                                             ((base)->LOCKSTAT)
#define MTB AUTHSTAT REG(base)
                                             ((base)->AUTHSTAT)
#define MTB DEVICEARCH REG(base)
                                              ((base)->DEVICEARCH)
#define MTB DEVICECFG REG(base)
                                             ((base)->DEVICECFG)
#define MTB DEVICETYPID REG(base)
                                              ((base)->DEVICETYPID)
#define MTB PERIPHID REG(base,index)
                                             ((base)->PERIPHID[index])
#define MTB PERIPHID COUNT
                                           8
```

* @{

```
#define MTB COMPID REG(base,index)
                                       ((base)->COMPID[index])
#define MTB COMPID COUNT
/*!
* (a)}
*//* end of group MTB Register Accessor Macros */
 -- MTB Register Masks
/*!
* @addtogroup MTB Register Masks MTB Register Masks
*/
/* POSITION Bit Fields */
#define MTB POSITION WRAP MASK
                                         0x4u
                                         2
#define MTB_POSITION_WRAP_SHIFT
#define MTB POSITION WRAP WIDTH
                                          1
#define MTB POSITION WRAP(x)
(((uint32 t)(((uint32 t)(x)) << MTB POSITION WRAP SHIFT))&MTB POSITION WRAP MASK)
#define MTB POSITION POINTER MASK
                                          0xFFFFFF8u
#define MTB POSITION POINTER SHIFT
                                          3
#define MTB POSITION POINTER WIDTH
                                           29
#define MTB POSITION POINTER(x)
(((uint32 t)(((uint32 t)(x))<<MTB POSITION POINTER SHIFT))&MTB POSITION POINTER MASK)
/* MASTER Bit Fields */
#define MTB MASTER MASK MASK
                                         0x1Fu
#define MTB MASTER MASK SHIFT
                                         0
#define MTB MASTER MASK WIDTH
                                          5
#define MTB MASTER MASK(x)
(((uint32 t)(((uint32 t)(x)) << MTB MASTER MASK SHIFT))&MTB MASTER MASK MASK)
#define MTB MASTER TSTARTEN MASK
                                           0x20u
                                           5
#define MTB MASTER TSTARTEN SHIFT
#define MTB MASTER TSTARTEN WIDTH
                                            1
#define MTB MASTER TSTARTEN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER TSTARTEN SHIFT))&MTB MASTER TSTARTEN MASK)
#define MTB MASTER TSTOPEN MASK
                                           0x40u
#define MTB MASTER TSTOPEN SHIFT
                                          6
#define MTB MASTER TSTOPEN WIDTH
                                           1
#define MTB MASTER TSTOPEN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER TSTOPEN SHIFT))&MTB MASTER TSTOPEN MASK)
#define MTB MASTER SFRWPRIV MASK
                                           0x80u
#define MTB MASTER SFRWPRIV SHIFT
                                           7
#define MTB MASTER SFRWPRIV WIDTH
                                            1
#define MTB MASTER SFRWPRIV(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER SFRWPRIV SHIFT))&MTB MASTER SFRWPRIV MASK)
#define MTB MASTER RAMPRIV MASK
                                           0x100u
#define MTB MASTER RAMPRIV SHIFT
                                          8
#define MTB MASTER RAMPRIV WIDTH
                                            1
```

```
#define MTB MASTER RAMPRIV(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER RAMPRIV SHIFT))&MTB MASTER RAMPRIV MASK)
#define MTB MASTER HALTREQ MASK
                                          0x200u
#define MTB MASTER HALTREQ SHIFT
#define MTB MASTER HALTREQ WIDTH
#define MTB MASTER HALTREO(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER HALTREQ SHIFT))&MTB MASTER HALTREQ MASK)
#define MTB MASTER EN MASK
                                      0x80000000u
#define MTB MASTER EN SHIFT
#define MTB MASTER EN WIDTH
                                      1
#define MTB MASTER EN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER EN SHIFT))&MTB MASTER EN MASK)
/* FLOW Bit Fields */
#define MTB FLOW AUTOSTOP MASK
                                         0x1u
#define MTB FLOW AUTOSTOP SHIFT
                                        0
#define MTB FLOW AUTOSTOP WIDTH
                                         1
#define MTB FLOW AUTOSTOP(x)
(((uint32 t)(((uint32 t)(x)) << MTB FLOW AUTOSTOP SHIFT))&MTB FLOW AUTOSTOP MASK)
#define MTB FLOW AUTOHALT MASK
                                         0x2u
#define MTB_FLOW_AUTOHALT_SHIFT
                                         1
#define MTB FLOW AUTOHALT WIDTH
                                          1
#define MTB FLOW AUTOHALT(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW AUTOHALT SHIFT))&MTB FLOW AUTOHALT MASK)
#define MTB_FLOW_WATERMARK_MASK
                                           0xFFFFFF8u
#define MTB FLOW WATERMARK SHIFT
                                          3
#define MTB FLOW WATERMARK WIDTH
                                           29
#define MTB FLOW WATERMARK(x)
(((uint32 t)(((uint32 t)(x)) << MTB FLOW WATERMARK SHIFT))&MTB FLOW WATERMARK MASK)
/* BASE Bit Fields */
#define MTB BASE BASEADDR MASK
                                         0xFFFFFFFu
#define MTB BASE BASEADDR SHIFT
                                        0
#define MTB BASE BASEADDR WIDTH
                                         32
#define MTB BASE BASEADDR(x)
(((uint32 t)(((uint32 t)(x)) << MTB BASE BASEADDR SHIFT))&MTB BASE BASEADDR MASK)
/* MODECTRL Bit Fields */
#define MTB MODECTRL MODECTRL MASK
                                            0xFFFFFFFu
#define MTB MODECTRL MODECTRL SHIFT
                                            0
#define MTB MODECTRL MODECTRL WIDTH
                                             32
#define MTB MODECTRL MODECTRL(x)
(((uint32 t)(((uint32 t)(x))<<MTB MODECTRL MODECTRL SHIFT))&MTB MODECTRL MODECTRL
MASK)
/* TAGSET Bit Fields */
#define MTB TAGSET TAGSET MASK
                                        0xFFFFFFFu
#define MTB_TAGSET TAGSET SHIFT
                                        0
#define MTB TAGSET TAGSET WIDTH
                                         32
#define MTB TAGSET TAGSET(x)
(((uint32 t)(((uint32 t)(x))<<MTB TAGSET TAGSET SHIFT))&MTB TAGSET TAGSET MASK)
/* TAGCLEAR Bit Fields */
#define MTB TAGCLEAR TAGCLEAR MASK
                                            0xFFFFFFFu
#define MTB TAGCLEAR TAGCLEAR SHIFT
                                           0
#define MTB TAGCLEAR TAGCLEAR WIDTH
                                            32
#define MTB TAGCLEAR TAGCLEAR(x)
```

```
(((uint32 t)(((uint32 t)(x))<<MTB TAGCLEAR TAGCLEAR SHIFT))&MTB TAGCLEAR TAGCLEAR
MASK)
/* LOCKACCESS Bit Fields */
#define MTB LOCKACCESS LOCKACCESS MASK
                                               0xFFFFFFFu
#define MTB LOCKACCESS LOCKACCESS SHIFT
#define MTB LOCKACCESS LOCKACCESS WIDTH
                                               32
#define MTB LOCKACCESS LOCKACCESS(x)
(((uint32 t)(((uint32 t)(x))<<MTB LOCKACCESS LOCKACCESS SHIFT))&MTB LOCKACCESS LOCK
ACCESS MASK)
/* LOCKSTAT Bit Fields */
#define MTB LOCKSTAT LOCKSTAT MASK
                                            0xFFFFFFFu
#define MTB LOCKSTAT LOCKSTAT SHIFT
#define MTB LOCKSTAT LOCKSTAT WIDTH
                                            32
#define MTB LOCKSTAT LOCKSTAT(x)
(((uint32 t)(((uint32 t)(x))<<MTB LOCKSTAT LOCKSTAT SHIFT))&MTB LOCKSTAT LOCKSTAT M
ASK)
/* AUTHSTAT Bit Fields */
#define MTB AUTHSTAT BITO MASK
                                        0x1u
                                        0
#define MTB AUTHSTAT BITO SHIFT
#define MTB AUTHSTAT BIT0 WIDTH
                                         1
#define MTB AUTHSTAT BIT0(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT0 SHIFT))&MTB AUTHSTAT BIT0 MASK)
#define MTB AUTHSTAT BIT1 MASK
                                        0x2u
#define MTB AUTHSTAT BIT1 SHIFT
                                        1
#define MTB AUTHSTAT BIT1 WIDTH
                                         1
#define MTB AUTHSTAT BIT1(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT1 SHIFT))&MTB AUTHSTAT BIT1 MASK)
#define MTB AUTHSTAT BIT2 MASK
                                        0x4u
                                        2
#define MTB AUTHSTAT BIT2 SHIFT
#define MTB AUTHSTAT BIT2 WIDTH
                                         1
#define MTB AUTHSTAT BIT2(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT2 SHIFT))&MTB AUTHSTAT BIT2 MASK)
#define MTB AUTHSTAT BIT3 MASK
                                        0x8u
#define MTB AUTHSTAT BIT3 SHIFT
                                        3
#define MTB AUTHSTAT BIT3 WIDTH
                                         1
#define MTB AUTHSTAT BIT3(x)
(((uint32_t)(((uint32_t)(x))<<MTB_AUTHSTAT_BIT3_SHIFT))&MTB_AUTHSTAT_BIT3_MASK)
/* DEVICEARCH Bit Fields */
#define MTB DEVICEARCH DEVICEARCH MASK
                                               0xFFFFFFFu
#define MTB DEVICEARCH DEVICEARCH SHIFT
                                              0
#define MTB DEVICEARCH DEVICEARCH WIDTH
                                               32
#define MTB DEVICEARCH DEVICEARCH(x)
(((uint32 t)(((uint32 t)(x))<<MTB DEVICEARCH DEVICEARCH SHIFT))&MTB DEVICEARCH DEVIC
EARCH MASK)
/* DEVICECFG Bit Fields */
#define MTB DEVICECFG DEVICECFG MASK
                                             0xFFFFFFFu
#define MTB DEVICECFG DEVICECFG SHIFT
                                            0
#define MTB DEVICECFG DEVICECFG WIDTH
                                             32
#define MTB DEVICECFG DEVICECFG(x)
(((uint32 t)(((uint32 t)(x))<<MTB DEVICECFG DEVICECFG SHIFT))&MTB DEVICECFG DEVICECFG
MASK)
/* DEVICETYPID Bit Fields */
```

```
#define MTB DEVICETYPID DEVICETYPID MASK
                                                 0xFFFFFFFu
#define MTB DEVICETYPID DEVICETYPID SHIFT
                                                0
#define MTB DEVICETYPID DEVICETYPID WIDTH
                                                 32
#define MTB DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTB DEVICETYPID DEVICETYPID SHIFT))&MTB DEVICETYPID DEVI
CETYPID MASK)
/* PERIPHID Bit Fields */
#define MTB PERIPHID PERIPHID MASK
                                           0xFFFFFFFu
#define MTB PERIPHID PERIPHID SHIFT
                                           0
#define MTB PERIPHID PERIPHID WIDTH
                                            32
#define MTB PERIPHID PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<MTB PERIPHID PERIPHID SHIFT))&MTB PERIPHID PERIPHID MASK)
/* COMPID Bit Fields */
#define MTB COMPID COMPID MASK
                                           0xFFFFFFFu
#define MTB_COMPID COMPID SHIFT
                                          0
#define MTB COMPID COMPID WIDTH
                                           32
#define MTB COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x))<<MTB COMPID COMPID SHIFT))&MTB COMPID COMPID MASK)
/*!
* (a)}
*//* end of group MTB Register Masks */
/* MTB - Peripheral instance base addresses */
/** Peripheral MTB base address */
#define MTB BASE
                                (0xF0000000u)
/** Peripheral MTB base pointer */
#define MTB
                             ((MTB Type *)MTB BASE)
#define MTB BASE PTR
                                   (MTB)
/** Array initializer of MTB peripheral base addresses */
#define MTB BASE ADDRS
                                     { MTB BASE }
/** Array initializer of MTB peripheral base pointers */
#define MTB BASE PTRS
/* _____
 -- MTB - Register accessor macros
/*!
* @addtogroup MTB Register Accessor Macros MTB - Register accessor macros
* @{
*/
/* MTB - Register instance definitions */
/* MTB */
#define MTB POSITION
                                  MTB POSITION REG(MTB)
#define MTB MASTER
                                  MTB MASTER REG(MTB)
#define MTB FLOW
                                 MTB FLOW REG(MTB)
#define MTB BASEr
                                MTB BASE REG(MTB)
#define MTB MODECTRL
                                    MTB MODECTRL REG(MTB)
```

```
#define MTB TAGSET
                                  MTB TAGSET REG(MTB)
#define MTB TAGCLEAR
                                    MTB TAGCLEAR REG(MTB)
#define MTB LOCKACCESS
                                     MTB LOCKACCESS REG(MTB)
#define MTB LOCKSTAT
                                    MTB LOCKSTAT REG(MTB)
#define MTB AUTHSTAT
                                    MTB AUTHSTAT REG(MTB)
#define MTB DEVICEARCH
                                     MTB DEVICEARCH REG(MTB)
#define MTB DEVICECFG
                                    MTB DEVICECFG REG(MTB)
                                     MTB DEVICETYPID REG(MTB)
#define MTB DEVICETYPID
#define MTB PERIPHID4
                                   MTB PERIPHID REG(MTB,0)
#define MTB PERIPHID5
                                   MTB PERIPHID REG(MTB,1)
#define MTB PERIPHID6
                                   MTB PERIPHID REG(MTB,2)
#define MTB_PERIPHID7
                                   MTB PERIPHID REG(MTB,3)
#define MTB PERIPHID0
                                   MTB PERIPHID REG(MTB,4)
#define MTB PERIPHID1
                                   MTB PERIPHID REG(MTB,5)
#define MTB PERIPHID2
                                   MTB PERIPHID REG(MTB,6)
#define MTB PERIPHID3
                                   MTB PERIPHID REG(MTB,7)
#define MTB COMPID0
                                   MTB COMPID REG(MTB,0)
#define MTB COMPID1
                                   MTB COMPID REG(MTB,1)
#define MTB COMPID2
                                   MTB COMPID REG(MTB,2)
#define MTB COMPID3
                                   MTB_COMPID_REG(MTB,3)
/* MTB - Register array accessors */
#define MTB PERIPHID(index)
                                     MTB PERIPHID REG(MTB,index)
#define MTB COMPID(index)
                                    MTB COMPID REG(MTB,index)
/*!
* (a)}
*//* end of group MTB Register Accessor Macros */
/*!
* (a) }
*//* end of group MTB Peripheral_Access_Layer */
 -- MTBDWT Peripheral Access Layer
/*!
* @addtogroup MTBDWT Peripheral Access Layer MTBDWT Peripheral Access Layer
* @{
*/
/** MTBDWT - Register Layout Typedef */
typedef struct {
 I uint32 t CTRL;
                               /**< MTB DWT Control Register, offset: 0x0 */
   uint8 t RESERVED 0[28];
                           /* offset: 0x20, array step: 0x10 */
 struct {
   IO uint32 t COMP;
                                  /**< MTB DWT Comparator Register, array offset: 0x20, array step:
0x10 */
                                  /**< MTB DWT Comparator Mask Register, array offset: 0x24,
  IO uint32 t MASK;
```

```
array step: 0x10 */
  IO uint32 t FCT;
                                /**< MTB DWT Comparator Function Register 0..MTB DWT
Comparator Function Register 1, array offset: 0x28, array step: 0x10 */
    uint8 t RESERVED 0[4];
 } COMPARATOR[2];
   uint8 t RESERVED 1[448];
 __IO uint32_t TBCTRL;
                                 /**< MTB DWT Trace Buffer Control Register, offset: 0x200 */
   uint8_t RESERVED_2[3524];
  I uint32 t DEVICECFG;
                                  /**< Device Configuration Register, offset: 0xFC8 */
__I uint32_t DEVICETYPID;
                                   /**< Device Type Identifier Register, offset: 0xFCC */
__I uint32_t PERIPHID[8];
                                 /**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 */
                                 /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
  I uint32 t COMPID[4];
} MTBDWT Type, *MTBDWT MemMapPtr;
/* _____
 -- MTBDWT - Register accessor macros
/*!
* @addtogroup MTBDWT_Register_Accessor_Macros MTBDWT - Register accessor macros
*/
/* MTBDWT - Register accessors */
#define MTBDWT CTRL REG(base)
                                        ((base)->CTRL)
#define MTBDWT COMP REG(base,index)
                                          ((base)->COMPARATOR[index].COMP)
#define MTBDWT COMP_COUNT
                                        2
#define MTBDWT MASK REG(base,index)
                                          ((base)->COMPARATOR[index].MASK)
#define MTBDWT MASK COUNT
#define MTBDWT FCT REG(base,index)
                                        ((base)->COMPARATOR[index].FCT)
                                       2
#define MTBDWT FCT COUNT
#define MTBDWT_TBCTRL_REG(base)
                                         ((base)->TBCTRL)
#define MTBDWT DEVICECFG REG(base)
                                           ((base)->DEVICECFG)
#define MTBDWT DEVICETYPID REG(base)
                                            ((base)->DEVICETYPID)
#define MTBDWT PERIPHID REG(base,index)
                                           ((base)->PERIPHID[index])
#define MTBDWT PERIPHID COUNT
#define MTBDWT COMPID REG(base,index)
                                           ((base)->COMPID[index])
#define MTBDWT COMPID COUNT
/*!
* (a) }
*//* end of group MTBDWT Register Accessor Macros */
/* ______
 -- MTBDWT Register Masks
    */
* @addtogroup MTBDWT Register Masks MTBDWT Register Masks
* @{
```

```
/* CTRL Bit Fields */
#define MTBDWT CTRL DWTCFGCTRL MASK
                                            0xFFFFFFu
#define MTBDWT CTRL DWTCFGCTRL SHIFT
#define MTBDWT CTRL DWTCFGCTRL WIDTH
                                             28
#define MTBDWT CTRL DWTCFGCTRL(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL DWTCFGCTRL SHIFT))&MTBDWT CTRL DWTCFGCTR
L MASK)
#define MTBDWT CTRL NUMCMP MASK
                                          0xF0000000u
#define MTBDWT CTRL NUMCMP SHIFT
                                         28
#define MTBDWT CTRL NUMCMP WIDTH
                                          4
#define MTBDWT CTRL NUMCMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL NUMCMP SHIFT))&MTBDWT_CTRL_NUMCMP_MASK)
/* COMP Bit Fields */
#define MTBDWT COMP COMP MASK
                                        0xFFFFFFFu
#define MTBDWT COMP COMP SHIFT
                                        0
#define MTBDWT COMP COMP WIDTH
                                         32
#define MTBDWT COMP COMP(x)
(((uint32_t)(((uint32_t)(x))<<MTBDWT_COMP_COMP_SHIFT))&MTBDWT_COMP_COMP_MASK)
/* MASK Bit Fields */
#define MTBDWT MASK MASK MASK
                                         0x1Fu
#define MTBDWT MASK MASK SHIFT
                                        0
#define MTBDWT MASK MASK WIDTH
                                         5
#define MTBDWT MASK MASK(x)
(((uint32 t)(((uint32 t)(x)) << MTBDWT MASK MASK SHIFT))&MTBDWT MASK MASK MASK)
/* FCT Bit Fields */
#define MTBDWT FCT FUNCTION MASK
                                         0xFu
#define MTBDWT FCT FUNCTION SHIFT
                                         0
#define MTBDWT FCT FUNCTION WIDTH
                                          4
#define MTBDWT FCT FUNCTION(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT FUNCTION SHIFT))&MTBDWT FCT FUNCTION MASK)
#define MTBDWT FCT DATAVMATCH MASK
                                            0x100u
#define MTBDWT FCT DATAVMATCH SHIFT
#define MTBDWT FCT DATAVMATCH WIDTH
#define MTBDWT FCT DATAVMATCH(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVMATCH SHIFT))&MTBDWT FCT DATAVMATCH
MASK)
#define MTBDWT FCT DATAVSIZE_MASK
                                          0xC00u
#define MTBDWT FCT DATAVSIZE SHIFT
                                         10
#define MTBDWT FCT DATAVSIZE WIDTH
                                          2
#define MTBDWT FCT DATAVSIZE(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVSIZE SHIFT))&MTBDWT FCT DATAVSIZE MAS
K)
#define MTBDWT FCT DATAVADDR0 MASK
                                           0xF000u
#define MTBDWT FCT DATAVADDR0 SHIFT
                                           12
#define MTBDWT FCT DATAVADDR0 WIDTH
                                            4
#define MTBDWT FCT DATAVADDR0(x)
(((uint32 t)(((uint32 t)(x)) << MTBDWT FCT DATAVADDR0 SHIFT))&MTBDWT FCT DATAVADDR0
MASK)
#define MTBDWT FCT MATCHED MASK
                                         0x1000000u
#define MTBDWT FCT MATCHED SHIFT
                                         24
```

```
#define MTBDWT FCT MATCHED WIDTH
#define MTBDWT FCT MATCHED(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT MATCHED SHIFT))&MTBDWT FCT MATCHED MASK)
/* TBCTRL Bit Fields */
#define MTBDWT TBCTRL ACOMPO MASK
                                           0x1u
#define MTBDWT TBCTRL ACOMPO SHIFT
                                          0
#define MTBDWT TBCTRL ACOMPO WIDTH
                                           1
#define MTBDWT TBCTRL ACOMP0(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL ACOMPO SHIFT))&MTBDWT TBCTRL ACOMPO MA
SK)
#define MTBDWT TBCTRL ACOMP1 MASK
                                           0x2u
#define MTBDWT TBCTRL ACOMP1 SHIFT
#define MTBDWT TBCTRL ACOMP1 WIDTH
                                           1
#define MTBDWT TBCTRL ACOMP1(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL ACOMP1 SHIFT))&MTBDWT TBCTRL ACOMP1 MA
SK)
#define MTBDWT TBCTRL NUMCOMP MASK
                                            0xF0000000u
#define MTBDWT TBCTRL NUMCOMP SHIFT
                                            28
#define MTBDWT TBCTRL NUMCOMP WIDTH
                                             4
#define MTBDWT TBCTRL NUMCOMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL NUMCOMP SHIFT))&MTBDWT TBCTRL NUMCOMP
MASK)
/* DEVICECFG Bit Fields */
#define MTBDWT DEVICECFG DEVICECFG MASK
                                              0xFFFFFFFu
#define MTBDWT DEVICECFG DEVICECFG SHIFT
                                              0
#define MTBDWT DEVICECFG DEVICECFG WIDTH
                                               32
#define MTBDWT DEVICECFG DEVICECFG(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICECFG DEVICECFG_SHIFT))&MTBDWT_DEVICECFG_D
EVICECFG MASK)
/* DEVICETYPID Bit Fields */
#define MTBDWT DEVICETYPID DEVICETYPID MASK
                                                0xFFFFFFFu
#define MTBDWT DEVICETYPID DEVICETYPID SHIFT
                                               0
#define MTBDWT DEVICETYPID DEVICETYPID WIDTH
                                                32
#define MTBDWT DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICETYPID DEVICETYPID SHIFT))&MTBDWT DEVICETY
PID DEVICETYPID MASK)
/* PERIPHID Bit Fields */
#define MTBDWT PERIPHID PERIPHID MASK
                                           0xFFFFFFFu
#define MTBDWT PERIPHID PERIPHID SHIFT
                                          0
#define MTBDWT PERIPHID PERIPHID WIDTH
                                           32
#define MTBDWT PERIPHID PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT PERIPHID PERIPHID SHIFT))&MTBDWT PERIPHID PERIPHID
MASK)
/* COMPID Bit Fields */
#define MTBDWT COMPID COMPID MASK
                                           0xFFFFFFFu
#define MTBDWT COMPID COMPID SHIFT
                                          0
#define MTBDWT COMPID COMPID WIDTH
                                           32
#define MTBDWT COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT COMPID COMPID SHIFT))&MTBDWT COMPID COMPID MA
SK)
```

```
*//* end of group MTBDWT Register Masks */
/* MTBDWT - Peripheral instance base addresses */
/** Peripheral MTBDWT base address */
#define MTBDWT BASE
                                 (0xF0001000u)
/** Peripheral MTBDWT base pointer */
#define MTBDWT
                              ((MTBDWT Type *)MTBDWT BASE)
#define MTBDWT BASE PTR
                                    (MTBDWT)
/** Array initializer of MTBDWT peripheral base addresses */
#define MTBDWT_BASE ADDRS
                                      { MTBDWT BASE }
/** Array initializer of MTBDWT peripheral base pointers */
#define MTBDWT BASE PTRS
                                    { MTBDWT }
 -- MTBDWT - Register accessor macros
* @addtogroup MTBDWT Register Accessor Macros MTBDWT - Register accessor macros
* @{
/* MTBDWT - Register instance definitions */
/* MTBDWT */
#define MTBDWT CTRL
                                 MTBDWT CTRL REG(MTBDWT)
#define MTBDWT COMP0
                                  MTBDWT COMP REG(MTBDWT,0)
#define MTBDWT MASK0
                                  MTBDWT MASK REG(MTBDWT,0)
#define MTBDWT FCT0
                                 MTBDWT FCT REG(MTBDWT,0)
#define MTBDWT COMP1
                                  MTBDWT COMP REG(MTBDWT,1)
                                  MTBDWT MASK REG(MTBDWT,1)
#define MTBDWT MASK1
#define MTBDWT FCT1
                                 MTBDWT FCT REG(MTBDWT,1)
#define MTBDWT TBCTRL
                                   MTBDWT TBCTRL REG(MTBDWT)
                                     MTBDWT DEVICECFG REG(MTBDWT)
#define MTBDWT DEVICECFG
#define MTBDWT DEVICETYPID
                                      MTBDWT DEVICETYPID REG(MTBDWT)
#define MTBDWT PERIPHID4
                                   MTBDWT PERIPHID REG(MTBDWT,0)
#define MTBDWT PERIPHID5
                                   MTBDWT PERIPHID REG(MTBDWT,1)
#define MTBDWT PERIPHID6
                                   MTBDWT PERIPHID REG(MTBDWT,2)
#define MTBDWT PERIPHID7
                                   MTBDWT PERIPHID REG(MTBDWT,3)
                                   MTBDWT PERIPHID REG(MTBDWT,4)
#define MTBDWT PERIPHID0
#define MTBDWT PERIPHID1
                                   MTBDWT PERIPHID REG(MTBDWT,5)
#define MTBDWT PERIPHID2
                                   MTBDWT_PERIPHID_REG(MTBDWT,6)
#define MTBDWT PERIPHID3
                                   MTBDWT PERIPHID REG(MTBDWT,7)
                                   MTBDWT COMPID REG(MTBDWT,0)
#define MTBDWT_COMPID0
#define MTBDWT COMPID1
                                   MTBDWT COMPID REG(MTBDWT,1)
#define MTBDWT COMPID2
                                   MTBDWT COMPID REG(MTBDWT,2)
#define MTBDWT_COMPID3
                                   MTBDWT COMPID REG(MTBDWT,3)
/* MTBDWT - Register array accessors */
#define MTBDWT COMP(index)
                                    MTBDWT COMP REG(MTBDWT,index)
```

* (a)}

```
#define MTBDWT MASK(index)
                                      MTBDWT MASK REG(MTBDWT,index)
                                     MTBDWT FCT REG(MTBDWT,index)
#define MTBDWT FCT(index)
#define MTBDWT PERIPHID(index)
                                        MTBDWT PERIPHID REG(MTBDWT,index)
#define MTBDWT COMPID(index)
                                        MTBDWT COMPID REG(MTBDWT,index)
/*!
* (a)}
*//* end of group MTBDWT Register Accessor Macros */
/*!
* (a)}
*//* end of group MTBDWT Peripheral Access Layer */
/* ______
 -- NV Peripheral Access Layer
 */
* @addtogroup NV Peripheral Access Layer NV Peripheral Access Layer
* @{
*/
/** NV - Register Layout Typedef */
typedef struct {
_I uint8_t BACKKEY3;
                                   /** Backdoor Comparison Key 3., offset: 0x0 */
__I uint8_t BACKKEY2;
                                   /** Backdoor Comparison Key 2., offset: 0x1 */
__I uint8_t BACKKEY1;
                                   /** Backdoor Comparison Key 1., offset: 0x2 */
 I uint8 t BACKKEY0;
                                   /** Backdoor Comparison Key 0., offset: 0x3 */
                                   /**< Backdoor Comparison Key 7., offset: 0x4 */
 I uint8 t BACKKEY7;
_I uint8_t BACKKEY6;
                                   /** Backdoor Comparison Key 6., offset: 0x5 */
                                   /** Backdoor Comparison Key 5., offset: 0x6 */
  I uint8 t BACKKEY5;
                                   /**< Backdoor Comparison Key 4., offset: 0x7 */
  I uint8 t BACKKEY4;
  I uint8 t FPROT3;
                                /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
__I uint8_t FPROT2;
                                /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
                                /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
  I uint8 t FPROT1;
  I uint8 t FPROT0;
                                /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
_I uint8 t FSEC;
                               /**< Non-volatile Flash Security Register, offset: 0xC */
  I uint8 t FOPT;
                               /**< Non-volatile Flash Option Register, offset: 0xD */
NV Type, *NV MemMapPtr;
/* _____
 -- NV - Register accessor macros
 */
/*!
* @addtogroup NV Register Accessor Macros NV - Register accessor macros
* @{
```

*/

```
/* NV - Register accessors */
#define NV BACKKEY3 REG(base)
                                       ((base)->BACKKEY3)
#define NV BACKKEY2 REG(base)
                                       ((base)->BACKKEY2)
#define NV BACKKEY1 REG(base)
                                       ((base)->BACKKEY1)
#define NV BACKKEY0 REG(base)
                                       ((base)->BACKKEY0)
#define NV BACKKEY7 REG(base)
                                       ((base)->BACKKEY7)
#define NV BACKKEY6 REG(base)
                                       ((base)->BACKKEY6)
#define NV BACKKEY5 REG(base)
                                       ((base)->BACKKEY5)
                                       ((base)->BACKKEY4)
#define NV BACKKEY4 REG(base)
#define NV FPROT3 REG(base)
                                    ((base)->FPROT3)
#define NV FPROT2 REG(base)
                                    ((base)->FPROT2)
#define NV FPROT1 REG(base)
                                    ((base)->FPROT1)
#define NV FPROTO REG(base)
                                    ((base)->FPROT0)
#define NV FSEC REG(base)
                                   ((base)->FSEC)
#define NV FOPT REG(base)
                                   ((base)->FOPT)
/*!
* @}
*//* end of group NV Register Accessor Macros */
 ______
 -- NV Register Masks
/*!
* @addtogroup NV Register Masks NV Register Masks
* @{
*/
/* BACKKEY3 Bit Fields */
#define NV BACKKEY3 KEY MASK
                                         0xFFu
#define NV BACKKEY3 KEY SHIFT
                                         0
#define NV BACKKEY3 KEY WIDTH
                                          8
#define NV BACKKEY3 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY3 KEY SHIFT))&NV BACKKEY3 KEY MASK)
/* BACKKEY2 Bit Fields */
#define NV BACKKEY2 KEY MASK
                                         0xFFu
#define NV BACKKEY2 KEY SHIFT
                                         0
#define NV BACKKEY2 KEY WIDTH
                                          8
#define NV BACKKEY2 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY2 KEY SHIFT))&NV_BACKKEY2_KEY_MASK)
/* BACKKEY1 Bit Fields */
#define NV BACKKEY1 KEY MASK
                                         0xFFu
#define NV BACKKEY1 KEY SHIFT
                                         0
#define NV BACKKEY1 KEY WIDTH
                                          8
#define NV BACKKEY1 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY1 KEY SHIFT))&NV BACKKEY1 KEY MASK)
/* BACKKEY0 Bit Fields */
#define NV BACKKEY0 KEY MASK
                                         0xFFu
#define NV BACKKEY0 KEY SHIFT
                                         0
#define NV BACKKEY0 KEY WIDTH
                                          8
```

```
#define NV BACKKEY0 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY0 KEY SHIFT))&NV BACKKEY0 KEY MASK)
/* BACKKEY7 Bit Fields */
#define NV BACKKEY7 KEY MASK
                                         0xFFu
#define NV BACKKEY7 KEY SHIFT
                                         0
#define NV BACKKEY7 KEY WIDTH
                                          8
#define NV BACKKEY7 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY7 KEY SHIFT))&NV BACKKEY7 KEY MASK)
/* BACKKEY6 Bit Fields */
#define NV BACKKEY6 KEY MASK
                                         0xFFu
#define NV BACKKEY6 KEY SHIFT
                                         0
#define NV BACKKEY6 KEY WIDTH
                                          8
#define NV BACKKEY6 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY6 KEY SHIFT))&NV_BACKKEY6_KEY_MASK)
/* BACKKEY5 Bit Fields */
#define NV BACKKEY5 KEY MASK
                                         0xFFu
#define NV BACKKEY5 KEY SHIFT
                                         0
#define NV BACKKEY5 KEY WIDTH
                                          8
#define NV BACKKEY5 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY5 KEY SHIFT))&NV BACKKEY5 KEY MASK)
/* BACKKEY4 Bit Fields */
                                         0xFFu
#define NV BACKKEY4 KEY MASK
#define NV BACKKEY4 KEY SHIFT
                                         0
#define NV BACKKEY4 KEY WIDTH
                                          8
#define NV BACKKEY4 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY4 KEY SHIFT))&NV BACKKEY4 KEY MASK)
/* FPROT3 Bit Fields */
#define NV FPROT3 PROT MASK
                                       0xFFu
#define NV FPROT3 PROT SHIFT
                                       0
#define NV FPROT3 PROT WIDTH
                                        8
#define NV FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT3 PROT SHIFT))&NV FPROT3 PROT MASK)
/* FPROT2 Bit Fields */
#define NV FPROT2 PROT MASK
                                       0xFFu
#define NV FPROT2 PROT SHIFT
                                       0
#define NV FPROT2 PROT WIDTH
                                        8
#define NV FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT2 PROT SHIFT))&NV FPROT2 PROT MASK)
/* FPROT1 Bit Fields */
                                       0xFFu
#define NV FPROT1 PROT MASK
#define NV FPROT1 PROT SHIFT
                                       0
#define NV FPROT1 PROT WIDTH
                                        8
#define NV FPROT1 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT1 PROT SHIFT))&NV FPROT1 PROT MASK)
/* FPROT0 Bit Fields */
#define NV FPROT0 PROT MASK
                                       0xFFu
#define NV FPROT0 PROT SHIFT
                                       0
#define NV FPROT0 PROT WIDTH
                                        8
#define NV FPROT0 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT0 PROT SHIFT))&NV FPROT0 PROT MASK)
/* FSEC Bit Fields */
#define NV FSEC SEC MASK
                                     0x3u
```

```
#define NV FSEC SEC SHIFT
                                     0
#define NV FSEC SEC WIDTH
                                      2
#define NV FSEC SEC(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC SEC SHIFT))&NV FSEC SEC MASK)
#define NV FSEC FSLACC MASK
                                        0xCu
#define NV FSEC FSLACC SHIFT
                                       2
                                        2
#define NV FSEC FSLACC WIDTH
#define NV FSEC FSLACC(x)
(((uint8 t)(((uint8 t)(x)) << NV_FSEC_FSLACC_SHIFT))&NV_FSEC_FSLACC_MASK)
#define NV FSEC MEEN MASK
                                       0x30u
                                       4
#define NV FSEC MEEN SHIFT
#define NV FSEC MEEN WIDTH
                                        2
#define NV FSEC MEEN(x)
(((uint8 t)(((uint8 t)(x))<<NV FSEC MEEN SHIFT))&NV FSEC MEEN MASK)
#define NV FSEC KEYEN MASK
                                        0xC0u
#define NV FSEC KEYEN SHIFT
                                       6
#define NV FSEC KEYEN WIDTH
                                        2
#define NV FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC KEYEN SHIFT))&NV FSEC KEYEN MASK)
/* FOPT Bit Fields */
#define NV FOPT LPBOOT0 MASK
                                         0x1u
                                        0
#define NV FOPT LPBOOT0 SHIFT
#define NV FOPT LPBOOT0 WIDTH
                                         1
#define NV FOPT LPBOOT0(x)
(((uint8 t)(((uint8 t)(x))<<NV FOPT LPBOOT0 SHIFT))&NV FOPT LPBOOT0 MASK)
#define NV FOPT NMI DIS MASK
                                        0x4u
                                       2
#define NV FOPT_NMI_DIS_SHIFT
#define NV FOPT NMI DIS WIDTH
                                         1
#define NV FOPT NMI_DIS(x)
(((uint8 t)(((uint8 t)(x))<<NV FOPT NMI DIS SHIFT))&NV FOPT NMI DIS MASK)
#define NV_FOPT_RESET_PIN_CFG_MASK
                                            0x8u
#define NV FOPT RESET PIN CFG SHIFT
                                            3
#define NV FOPT RESET PIN CFG WIDTH
                                             1
#define NV FOPT RESET PIN CFG(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT RESET PIN CFG SHIFT))&NV FOPT RESET PIN CFG MASK)
#define NV FOPT LPBOOT1 MASK
                                         0x10u
#define NV FOPT LPBOOT1 SHIFT
                                        4
#define NV FOPT LPBOOT1 WIDTH
                                         1
#define NV FOPT LPBOOT1(x)
(((uint8 t)(((uint8 t)(x))<<NV FOPT LPBOOT1 SHIFT))&NV FOPT LPBOOT1 MASK)
#define NV FOPT FAST INIT MASK
                                         0x20u
#define NV FOPT FAST INIT SHIFT
                                        5
#define NV FOPT FAST INIT WIDTH
                                         1
#define NV FOPT FAST INIT(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT FAST INIT SHIFT))&NV FOPT FAST INIT MASK)
/*!
* (a) }
*//* end of group NV Register Masks */
```

^{/*} NV - Peripheral instance base addresses */

```
/** Peripheral FTFA FlashConfig base address */
#define FTFA FlashConfig BASE
                                   (0x400u)
/** Peripheral FTFA FlashConfig base pointer */
#define FTFA FlashConfig
                                ((NV Type *)FTFA FlashConfig BASE)
#define FTFA FlashConfig BASE PTR
                                     (FTFA FlashConfig)
/** Array initializer of NV peripheral base addresses */
#define NV BASE ADDRS
                                  { FTFA FlashConfig BASE }
/** Array initializer of NV peripheral base pointers */
#define NV BASE PTRS
                                 { FTFA FlashConfig }
/* ______
 -- NV - Register accessor macros
 */
/*!
* @addtogroup NV Register Accessor Macros NV - Register accessor macros
* (a) {
*/
/* NV - Register instance definitions */
/* FTFA FlashConfig */
#define NV BACKKEY3
                                 NV BACKKEY3 REG(FTFA FlashConfig)
#define NV BACKKEY2
                                 NV BACKKEY2 REG(FTFA FlashConfig)
#define NV BACKKEY1
                                 NV BACKKEY1 REG(FTFA FlashConfig)
#define NV BACKKEY0
                                 NV BACKKEY0 REG(FTFA FlashConfig)
#define NV BACKKEY7
                                 NV BACKKEY7 REG(FTFA FlashConfig)
                                 NV BACKKEY6 REG(FTFA FlashConfig)
#define NV BACKKEY6
                                 NV BACKKEY5 REG(FTFA FlashConfig)
#define NV BACKKEY5
#define NV BACKKEY4
                                 NV BACKKEY4 REG(FTFA FlashConfig)
#define NV FPROT3
                              NV FPROT3 REG(FTFA FlashConfig)
#define NV FPROT2
                              NV FPROT2 REG(FTFA FlashConfig)
#define NV FPROT1
                              NV FPROT1 REG(FTFA FlashConfig)
#define NV FPROT0
                              NV FPROT0 REG(FTFA FlashConfig)
#define NV FSEC
                             NV FSEC REG(FTFA FlashConfig)
#define NV FOPT
                             NV FOPT REG(FTFA FlashConfig)
/*!
*//* end of group NV Register Accessor Macros */
/*!
* (a)}
*//* end of group NV Peripheral Access Layer */
/* ______
 -- OSC Peripheral Access Layer
  */
```

```
* @addtogroup OSC Peripheral Access Layer OSC Peripheral Access Layer
*/
/** OSC - Register Layout Typedef */
typedef struct {
  IO uint8 t CR;
                             /**< OSC Control Register, offset: 0x0 */
} OSC Type, *OSC MemMapPtr;
/* _____
 -- OSC - Register accessor macros
 */
* @addtogroup OSC Register Accessor Macros OSC - Register accessor macros
* @{
*/
/* OSC - Register accessors */
#define OSC CR REG(base)
                                  ((base)->CR)
/*!
*//* end of group OSC Register Accessor Macros */
/*
 -- OSC Register Masks
/*!
* @addtogroup OSC Register Masks OSC Register Masks
* @{
*/
/* CR Bit Fields */
#define OSC_CR_SC16P_MASK
                                     0x1u
#define OSC CR SC16P SHIFT
                                    0
#define OSC CR SC16P WIDTH
                                     1
#define OSC CR SC16P(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR SC16P SHIFT))&OSC CR SC16P MASK)
#define OSC CR SC8P MASK
                                    0x2u
#define OSC CR SC8P SHIFT
                                    1
#define OSC CR SC8P WIDTH
                                     1
#define OSC CR SC8P(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR SC8P SHIFT))&OSC CR SC8P MASK)
#define OSC_CR_SC4P_MASK
#define OSC_CR_SC4P_SHIFT
                                    0x4u
#define OSC CR SC4P SHIFT
#define OSC CR SC4P WIDTH
                                     1
#define OSC CR SC4P(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR SC4P SHIFT))&OSC CR SC4P MASK)
```

```
#define OSC CR SC2P MASK
                                       0x8u
#define OSC CR SC2P SHIFT
                                       3
#define OSC CR SC2P WIDTH
                                        1
#define OSC CR SC2P(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR SC2P SHIFT))&OSC_CR_SC2P_MASK)
#define OSC CR EREFSTEN MASK
#define OSC CR EREFSTEN SHIFT
                                          5
#define OSC CR EREFSTEN WIDTH
                                           1
#define OSC CR EREFSTEN(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR EREFSTEN SHIFT))&OSC CR EREFSTEN MASK)
#define OSC CR ERCLKEN MASK
                                          0x80u
#define OSC CR ERCLKEN SHIFT
                                          7
#define OSC CR ERCLKEN WIDTH
                                           1
#define OSC CR ERCLKEN(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR ERCLKEN SHIFT))&OSC CR ERCLKEN MASK)
/*!
* (a)}
*//* end of group OSC Register Masks */
/* OSC - Peripheral instance base addresses */
/** Peripheral OSC0 base address */
#define OSC0 BASE
                                  (0x40065000u)
/** Peripheral OSC0 base pointer */
#define OSC0
                              ((OSC Type *)OSC0 BASE)
#define OSC0 BASE PTR
                                    (OSC0)
/** Array initializer of OSC peripheral base addresses */
#define OSC BASE ADDRS
                                      { OSCO BASE }
/** Array initializer of OSC peripheral base pointers */
#define OSC BASE PTRS
                                    { OSC0 }
/* ______
 -- OSC - Register accessor macros
/*!
* @addtogroup OSC Register Accessor Macros OSC - Register accessor macros
* @{
*/
/* OSC - Register instance definitions */
/* OSC0 */
#define OSC0 CR
                                OSC CR REG(OSC0)
/*!
* (a)}
*//* end of group OSC Register Accessor Macros */
```

```
* (a)}
*//* end of group OSC Peripheral Access Layer */
 -- PIT Peripheral Access Layer
/*!
* @addtogroup PIT Peripheral Access Layer PIT Peripheral Access Layer
* @{
*/
/** PIT - Register Layout Typedef */
typedef struct {
 IO uint32 t MCR;
                                    /**< PIT Module Control Register, offset: 0x0 */
   uint8 t RESERVED 0[220];
  I uint32 t LTMR64H;
                                      /**< PIT Upper Lifetime Timer Register, offset: 0xE0 */
                                     /**< PIT Lower Lifetime Timer Register, offset: 0xE4 */
  I uint32 t LTMR64L;
   uint8 t RESERVED 1[24];
                             /* offset: 0x100, array step: 0x10 */
 struct {
                                      /**< Timer Load Value Register, array offset: 0x100, array step:
    IO uint32 t LDVAL;
0x10 */
                                    /**< Current Timer Value Register, array offset: 0x104, array step:
    I uint32 t CVAL;
0x10 */
    _IO uint32_t TCTRL;
                                      /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
                                     /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
    IO uint32 t TFLG;
 } CHANNEL[2];
} PIT Type, *PIT MemMapPtr;
  ______
 -- PIT - Register accessor macros
/*!
* @addtogroup PIT Register Accessor Macros PIT - Register accessor macros
*/
/* PIT - Register accessors */
#define PIT MCR REG(base)
                                        ((base)->MCR)
#define PIT LTMR64H REG(base)
                                           ((base)->LTMR64H)
#define PIT LTMR64L REG(base)
                                          ((base)->LTMR64L)
#define PIT LDVAL REG(base,index)
                                           ((base)->CHANNEL[index].LDVAL)
#define PIT LDVAL COUNT
#define PIT CVAL REG(base,index)
                                          ((base)->CHANNEL[index].CVAL)
#define PIT CVAL COUNT
#define PIT TCTRL REG(base,index)
                                           ((base)->CHANNEL[index].TCTRL)
#define PIT TCTRL COUNT
                                         2
#define PIT TFLG REG(base,index)
                                          ((base)->CHANNEL[index].TFLG)
#define PIT TFLG COUNT
```

```
/*!
* (a)}
*//* end of group PIT Register Accessor Macros */
 -- PIT Register Masks
* @addtogroup PIT Register Masks PIT Register Masks
* @{
*/
/* MCR Bit Fields */
#define PIT MCR FRZ MASK
                                       0x1u
#define PIT MCR FRZ SHIFT
                                      0
#define PIT MCR FRZ WIDTH
                                       1
#define PIT MCR FRZ(x)
(((uint32 t)(((uint32 t)(x)) << PIT MCR FRZ SHIFT))&PIT MCR FRZ MASK)
#define PIT MCR MDIS MASK
                                        0x2u
#define PIT MCR MDIS SHIFT
                                       1
#define PIT MCR MDIS_WIDTH
                                        1
#define PIT MCR MDIS(x)
(((uint32 t)(((uint32 t)(x))<<PIT MCR MDIS SHIFT))&PIT MCR MDIS MASK)
/* LTMR64H Bit Fields */
#define PIT LTMR64H LTH MASK
                                         0xFFFFFFFu
#define PIT LTMR64H LTH SHIFT
#define PIT LTMR64H LTH WIDTH
                                          32
#define PIT LTMR64H LTH(x)
(((uint32 t)(((uint32 t)(x))<<PIT LTMR64H LTH SHIFT))&PIT LTMR64H LTH MASK)
/* LTMR64L Bit Fields */
#define PIT LTMR64L LTL MASK
                                         0xFFFFFFFu
#define PIT LTMR64L LTL SHIFT
                                        0
#define PIT LTMR64L LTL WIDTH
                                         32
#define PIT LTMR64L LTL(x)
(((uint32 t)(((uint32 t)(x))<<PIT LTMR64L LTL SHIFT))&PIT LTMR64L LTL MASK)
/* LDVAL Bit Fields */
#define PIT LDVAL TSV MASK
                                        0xFFFFFFFu
                                        0
#define PIT LDVAL TSV SHIFT
#define PIT LDVAL TSV WIDTH
                                         32
#define PIT LDVAL TSV(x)
(((uint32 t)(((uint32 t)(x)) << PIT LDVAL TSV SHIFT))&PIT LDVAL TSV MASK)
/* CVAL Bit Fields */
#define PIT CVAL TVL MASK
                                       0xFFFFFFFu
#define PIT CVAL TVL SHIFT
                                       0
#define PIT CVAL TVL WIDTH
                                        32
#define PIT CVAL TVL(x)
(((uint32 t)(((uint32 t)(x)) << PIT CVAL TVL SHIFT))&PIT CVAL TVL MASK)
/* TCTRL Bit Fields */
#define PIT TCTRL TEN MASK
                                        0x1u
```

```
#define PIT TCTRL TEN SHIFT
                                         0
#define PIT TCTRL TEN WIDTH
                                          1
#define PIT TCTRL TEN(x)
(((uint32_t)(((uint32_t)(x))<<PIT_TCTRL_TEN_SHIFT))&PIT_TCTRL_TEN_MASK)
#define PIT TCTRL TIE MASK
                                        0x2u
#define PIT TCTRL TIE SHIFT
                                        1
#define PIT TCTRL TIE WIDTH
                                         1
#define PIT TCTRL TIE(x)
(((uint32 t)(((uint32 t)(x))<<PIT TCTRL TIE SHIFT))&PIT TCTRL TIE MASK)
#define PIT TCTRL CHN MASK
                                         0x4u
#define PIT TCTRL CHN SHIFT
                                         2
#define PIT TCTRL CHN WIDTH
                                          1
#define PIT_TCTRL_CHN(x)
(((uint32 t)(((uint32 t)(x))<<PIT TCTRL CHN SHIFT))&PIT TCTRL CHN MASK)
/* TFLG Bit Fields */
#define PIT_TFLG_TIF_MASK
                                       0x1u
#define PIT TFLG TIF SHIFT
                                       0
#define PIT TFLG TIF WIDTH
                                        1
#define PIT TFLG TIF(x)
(((uint32_t)(((uint32_t)(x)) << PIT_TFLG_TIF_SHIFT))&PIT_TFLG_TIF_MASK)
/*!
* (a) }
*//* end of group PIT Register Masks */
/* PIT - Peripheral instance base addresses */
/** Peripheral PIT base address */
#define PIT BASE
                                 (0x40037000u)
/** Peripheral PIT base pointer */
#define PIT
                             ((PIT Type *)PIT BASE)
#define PIT BASE PTR
                                    (PIT)
/** Array initializer of PIT peripheral base addresses */
#define PIT BASE ADDRS
                                      { PIT BASE }
/** Array initializer of PIT peripheral base pointers */
#define PIT BASE PTRS
                                   { PIT }
/* ______
 -- PIT - Register accessor macros
* @addtogroup PIT Register Accessor Macros PIT - Register accessor macros
* @{
*/
/* PIT - Register instance definitions */
/* PIT */
#define PIT MCR
                                 PIT MCR REG(PIT)
                                    PIT LTMR64H REG(PIT)
#define PIT LTMR64H
#define PIT LTMR64L
                                   PIT LTMR64L REG(PIT)
```

```
#define PIT LDVAL0
                               PIT LDVAL REG(PIT,0)
#define PIT_CVAL0
                               PIT CVAL REG(PIT,0)
#define PIT_TCTRL0
                               PIT TCTRL REG(PIT,0)
#define PIT TFLG0
                              PIT TFLG REG(PIT,0)
#define PIT LDVAL1
                               PIT LDVAL REG(PIT,1)
#define PIT CVAL1
                               PIT CVAL REG(PIT,1)
#define PIT TCTRL1
                               PIT TCTRL REG(PIT,1)
#define PIT TFLG1
                              PIT TFLG REG(PIT,1)
/* PIT - Register array accessors */
#define PIT LDVAL(index)
                                 PIT LDVAL REG(PIT,index)
#define PIT CVAL(index)
                                PIT CVAL REG(PIT, index)
#define PIT TCTRL(index)
                                 PIT TCTRL REG(PIT,index)
#define PIT_TFLG(index)
                                PIT TFLG REG(PIT,index)
/*!
* (a)}
*//* end of group PIT Register Accessor Macros */
/*!
* (a)}
*//* end of group PIT Peripheral Access Layer */
/* _____
 -- PMC Peripheral Access Layer
 */
* @addtogroup PMC Peripheral Access Layer PMC Peripheral Access Layer
* @{
*/
/** PMC - Register Layout Typedef */
typedef struct {
  IO uint8_t LVDSC1;
                                /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
                                /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
  IO uint8 t LVDSC2;
                               /**< Regulator Status And Control register, offset: 0x2 */
  IO uint8 t REGSC;
} PMC Type, *PMC MemMapPtr;
/* ______
 -- PMC - Register accessor macros
 */
* @addtogroup PMC Register Accessor Macros PMC - Register accessor macros
* @{
*/
```

```
#define PMC LVDSC1 REG(base)
                                      ((base)->LVDSC1)
#define PMC LVDSC2 REG(base)
                                      ((base)->LVDSC2)
#define PMC REGSC REG(base)
                                     ((base)->REGSC)
/*!
* (a)}
*/ /* end of group PMC_Register_Accessor Macros */
 -- PMC Register Masks
* @addtogroup PMC Register Masks PMC Register Masks
* @{
*/
/* LVDSC1 Bit Fields */
#define PMC_LVDSC1_LVDV_MASK
                                         0x3u
#define PMC LVDSC1 LVDV SHIFT
                                         0
#define PMC LVDSC1 LVDV WIDTH
                                         2
#define PMC LVDSC1 LVDV(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDV SHIFT))&PMC LVDSC1 LVDV MASK)
#define PMC LVDSC1 LVDRE MASK
                                         0x10u
#define PMC LVDSC1 LVDRE SHIFT
                                         4
#define PMC LVDSC1 LVDRE WIDTH
                                          1
#define PMC LVDSC1 LVDRE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDRE SHIFT))&PMC LVDSC1 LVDRE MASK)
#define PMC LVDSC1 LVDIE MASK
                                         0x20u
#define PMC LVDSC1 LVDIE SHIFT
                                        5
#define PMC LVDSC1 LVDIE WIDTH
                                         1
#define PMC LVDSC1 LVDIE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDIE SHIFT))&PMC LVDSC1 LVDIE MASK)
#define PMC LVDSC1 LVDACK MASK
                                           0x40u
#define PMC LVDSC1 LVDACK SHIFT
                                          6
#define PMC LVDSC1 LVDACK WIDTH
#define PMC LVDSC1 LVDACK(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDACK SHIFT))&PMC LVDSC1 LVDACK MASK)
                                         0x80u
#define PMC LVDSC1 LVDF MASK
#define PMC LVDSC1 LVDF SHIFT
                                        7
#define PMC LVDSC1 LVDF WIDTH
#define PMC LVDSC1 LVDF(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDF SHIFT))&PMC LVDSC1 LVDF MASK)
/* LVDSC2 Bit Fields */
#define PMC LVDSC2 LVWV MASK
                                         0x3u
#define PMC LVDSC2 LVWV SHIFT
                                         0
#define PMC LVDSC2 LVWV WIDTH
                                          2
#define PMC LVDSC2 LVWV(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWV SHIFT))&PMC LVDSC2 LVWV MASK)
#define PMC LVDSC2 LVWIE MASK
                                         0x20u
#define PMC LVDSC2 LVWIE SHIFT
                                         5
```

```
#define PMC LVDSC2 LVWIE WIDTH
                                          1
#define PMC LVDSC2 LVWIE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWIE SHIFT))&PMC LVDSC2 LVWIE MASK)
#define PMC LVDSC2 LVWACK MASK
                                            0x40u
#define PMC LVDSC2 LVWACK SHIFT
#define PMC LVDSC2 LVWACK WIDTH
                                            1
#define PMC LVDSC2 LVWACK(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWACK SHIFT))&PMC LVDSC2 LVWACK MASK)
#define PMC LVDSC2 LVWF MASK
                                          0x80u
#define PMC LVDSC2 LVWF SHIFT
                                         7
#define PMC LVDSC2 LVWF WIDTH
                                          1
#define PMC LVDSC2 LVWF(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWF SHIFT))&PMC LVDSC2 LVWF MASK)
/* REGSC Bit Fields */
#define PMC REGSC BGBE MASK
                                         0x1u
#define PMC REGSC BGBE SHIFT
                                        0
#define PMC REGSC BGBE WIDTH
                                         1
#define PMC REGSC BGBE(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC BGBE SHIFT))&PMC REGSC BGBE MASK)
#define PMC_REGSC_REGONS_MASK
                                          0x4u
#define PMC REGSC REGONS SHIFT
                                          2
#define PMC REGSC REGONS WIDTH
                                           1
#define PMC REGSC_REGONS(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC REGONS SHIFT))&PMC REGSC REGONS MASK)
#define PMC REGSC ACKISO MASK
                                          0x8u
#define PMC REGSC ACKISO SHIFT
                                         3
#define PMC REGSC ACKISO WIDTH
                                          1
#define PMC REGSC ACKISO(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC ACKISO SHIFT))&PMC REGSC ACKISO MASK)
#define PMC REGSC BGEN MASK
                                         0x10u
#define PMC REGSC BGEN SHIFT
                                        4
#define PMC REGSC BGEN WIDTH
                                         1
#define PMC REGSC BGEN(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC BGEN SHIFT))&PMC REGSC BGEN MASK)
/*!
* @}
*//* end of group PMC Register Masks */
/* PMC - Peripheral instance base addresses */
/** Peripheral PMC base address */
#define PMC BASE
                                (0x4007D000u)
/** Peripheral PMC base pointer */
#define PMC
                             ((PMC Type *)PMC BASE)
#define PMC BASE PTR
                                   (PMC)
/** Array initializer of PMC peripheral base addresses */
#define PMC BASE ADDRS
                                     { PMC BASE }
/** Array initializer of PMC peripheral base pointers */
#define PMC BASE PTRS
                                   { PMC }
```

```
-- PMC - Register accessor macros
* @addtogroup PMC Register Accessor Macros PMC - Register accessor macros
*/
/* PMC - Register instance definitions */
/* PMC */
#define PMC LVDSC1
                                PMC LVDSC1 REG(PMC)
#define PMC LVDSC2
                                PMC LVDSC2 REG(PMC)
#define PMC REGSC
                               PMC REGSC REG(PMC)
/*!
* (a)}
*//* end of group PMC Register Accessor Macros */
/*!
* (a)}
*//* end of group PMC Peripheral Access Layer */
/* ______
 -- PORT Peripheral Access Layer
 */
* @addtogroup PORT Peripheral Access Layer PORT Peripheral Access Layer
* @{
*/
/** PORT - Register Layout Typedef */
typedef struct {
 IO uint32 t PCR[32];
                               /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
  O uint32 t GPCLR;
                               /**< Global Pin Control Low Register, offset: 0x80 */
                               /**< Global Pin Control High Register, offset: 0x84 */
 O uint32 t GPCHR;
   uint8 t RESERVED 0[24];
                              /**< Interrupt Status Flag Register, offset: 0xA0 */
  IO uint32 t ISFR;
} PORT Type, *PORT MemMapPtr;
 ______
 -- PORT - Register accessor macros
 */
/*!
* @addtogroup PORT Register_Accessor_Macros PORT - Register accessor macros
* @{
*/
```

```
/* PORT - Register accessors */
#define PORT PCR REG(base,index)
                                        ((base)->PCR[index])
#define PORT PCR COUNT
                                      32
#define PORT GPCLR REG(base)
                                        ((base)->GPCLR)
#define PORT GPCHR REG(base)
                                        ((base)->GPCHR)
#define PORT ISFR REG(base)
                                      ((base)->ISFR)
/*!
* (a)}
*//* end of group PORT Register Accessor Macros */
 -- PORT Register Masks
/*!
* @addtogroup PORT Register Masks PORT Register Masks
* @{
*/
/* PCR Bit Fields */
#define PORT PCR PS MASK
                                       0x1u
#define PORT PCR PS SHIFT
                                      0
#define PORT PCR PS WIDTH
                                       1
#define PORT PCR PS(x)
(((uint32 t)(((uint32 t)(x)) << PORT PCR PS SHIFT))&PORT PCR PS MASK)
#define PORT PCR PE MASK
                                       0x2u
#define PORT PCR PE SHIFT
                                       1
#define PORT PCR PE WIDTH
                                        1
#define PORT PCR PE(x)
(((uint32 t)(((uint32 t)(x)) << PORT PCR PE SHIFT))&PORT PCR PE MASK)
#define PORT PCR SRE MASK
                                        0x4u
#define PORT PCR SRE SHIFT
                                       2
#define PORT PCR SRE WIDTH
                                        1
#define PORT PCR SRE(x)
(((uint32 t)(((uint32 t)(x)) << PORT PCR SRE SHIFT))&PORT PCR SRE MASK)
#define PORT PCR PFE MASK
                                        0x10u
#define PORT PCR PFE SHIFT
                                       4
#define PORT PCR PFE WIDTH
                                        1
#define PORT PCR PFE(x)
(((uint32 t)(((uint32 t)(x)) << PORT PCR PFE SHIFT))&PORT PCR PFE MASK)
#define PORT PCR DSE MASK
                                        0x40u
#define PORT PCR DSE SHIFT
                                       6
#define PORT PCR DSE WIDTH
                                         1
#define PORT PCR DSE(x)
(((uint32_t)(((uint32_t)(x)) << PORT PCR DSE SHIFT))&PORT PCR DSE MASK)
#define PORT PCR MUX MASK
                                         0x700u
                                        8
#define PORT PCR MUX SHIFT
#define PORT PCR MUX WIDTH
                                         3
#define PORT PCR MUX(x)
```

```
(((uint32 t)(((uint32 t)(x)) << PORT PCR MUX SHIFT))&PORT PCR MUX MASK)
#define PORT PCR IRQC MASK
                                        0xF0000u
#define PORT PCR IRQC SHIFT
                                       16
#define PORT PCR IRQC WIDTH
                                        4
#define PORT PCR IRQC(x)
(((uint32 t)(((uint32 t)(x)) << PORT PCR IRQC SHIFT))&PORT PCR IRQC MASK)
#define PORT PCR ISF MASK
                                      0x1000000u
#define PORT PCR ISF SHIFT
                                      24
#define PORT PCR ISF WIDTH
                                       1
#define PORT PCR ISF(x)
(((uint32 t)(((uint32 t)(x)) << PORT PCR ISF SHIFT))&PORT PCR ISF MASK)
/* GPCLR Bit Fields */
#define PORT GPCLR GPWD MASK
                                          0xFFFFu
#define PORT GPCLR GPWD SHIFT
#define PORT GPCLR GPWD WIDTH
                                           16
#define PORT GPCLR GPWD(x)
(((uint32 t)(((uint32 t)(x)) << PORT GPCLR GPWD SHIFT))&PORT GPCLR GPWD MASK)
#define PORT GPCLR GPWE MASK
                                          0xFFFF0000u
#define PORT GPCLR GPWE SHIFT
                                          16
#define PORT GPCLR GPWE WIDTH
                                           16
#define PORT GPCLR GPWE(x)
(((uint32 t)(((uint32 t)(x)) << PORT GPCLR GPWE SHIFT))&PORT GPCLR GPWE MASK)
/* GPCHR Bit Fields */
#define PORT GPCHR GPWD_MASK
                                           0xFFFFu
#define PORT GPCHR GPWD SHIFT
                                          0
#define PORT GPCHR GPWD WIDTH
                                           16
#define PORT GPCHR_GPWD(x)
(((uint32 t)(((uint32 t)(x))<<PORT GPCHR GPWD SHIFT))&PORT GPCHR GPWD MASK)
                                          0xFFFF0000u
#define PORT GPCHR GPWE MASK
#define PORT GPCHR GPWE SHIFT
                                          16
#define PORT GPCHR GPWE WIDTH
                                           16
#define PORT GPCHR GPWE(x)
(((uint32 t)(((uint32 t)(x)) << PORT GPCHR GPWE SHIFT))&PORT GPCHR GPWE MASK)
/* ISFR Bit Fields */
#define PORT ISFR ISF MASK
                                      0xFFFFFFFu
#define PORT ISFR ISF SHIFT
                                      0
#define PORT ISFR ISF WIDTH
                                       32
#define PORT ISFR ISF(x)
(((uint32 t)(((uint32 t)(x)) << PORT ISFR ISF SHIFT))&PORT ISFR ISF MASK)
/*!
* (a) }
*//* end of group PORT Register Masks */
/* PORT - Peripheral instance base addresses */
/** Peripheral PORTA base address */
#define PORTA BASE
                                  (0x40049000u)
/** Peripheral PORTA base pointer */
                              ((PORT_Type *)PORTA BASE)
#define PORTA
#define PORTA BASE PTR
                                     (PORTA)
/** Peripheral PORTB base address */
```

```
#define PORTB BASE
                                  (0x4004A000u)
/** Peripheral PORTB base pointer */
                              ((PORT Type *)PORTB BASE)
#define PORTB
#define PORTB BASE PTR
                                    (PORTB)
/** Peripheral PORTC base address */
#define PORTC BASE
                                  (0x4004B000u)
/** Peripheral PORTC base pointer */
#define PORTC
                              ((PORT Type *)PORTC BASE)
#define PORTC BASE PTR
                                    (PORTC)
/** Peripheral PORTD base address */
#define PORTD BASE
                                  (0x4004C000u)
/** Peripheral PORTD base pointer */
#define PORTD
                              ((PORT Type *)PORTD BASE)
#define PORTD BASE PTR
                                    (PORTD)
/** Peripheral PORTE base address */
#define PORTE BASE
                                  (0x4004D000u)
/** Peripheral PORTE base pointer */
#define PORTE
                              ((PORT Type *)PORTE BASE)
#define PORTE BASE PTR
                                    (PORTE)
/** Array initializer of PORT peripheral base addresses */
#define PORT BASE ADDRS
                                      { PORTA BASE, PORTB BASE, PORTC BASE,
PORTD BASE, PORTE BASE }
/** Array initializer of PORT peripheral base pointers */
#define PORT BASE PTRS
                                    { PORTA, PORTB, PORTC, PORTD, PORTE }
/* ______
 -- PORT - Register accessor macros
* @addtogroup PORT Register Accessor Macros PORT - Register accessor macros
* @{
*/
/* PORT - Register instance definitions */
/* PORTA */
#define PORTA PCR0
                                  PORT PCR REG(PORTA,0)
#define PORTA PCR1
                                  PORT PCR REG(PORTA,1)
#define PORTA PCR2
                                  PORT PCR REG(PORTA,2)
#define PORTA PCR3
                                  PORT PCR REG(PORTA,3)
#define PORTA PCR4
                                  PORT PCR REG(PORTA,4)
#define PORTA PCR5
                                  PORT PCR REG(PORTA,5)
#define PORTA PCR6
                                  PORT PCR REG(PORTA,6)
#define PORTA PCR7
                                  PORT PCR REG(PORTA,7)
#define PORTA PCR8
                                  PORT PCR REG(PORTA,8)
#define PORTA PCR9
                                  PORT PCR REG(PORTA,9)
                                  PORT PCR REG(PORTA,10)
#define PORTA PCR10
                                  PORT PCR REG(PORTA,11)
#define PORTA PCR11
#define PORTA PCR12
                                  PORT PCR REG(PORTA,12)
#define PORTA PCR13
                                  PORT PCR REG(PORTA,13)
#define PORTA PCR14
                                  PORT PCR REG(PORTA, 14)
```

#define PORTA PCR15	PORT PCR REG(PORTA,15)
#define PORTA PCR16	PORT_PCR_REG(PORTA,16)
#define PORTA PCR17	PORT PCR REG(PORTA,17)
#define PORTA PCR18	PORT PCR REG(PORTA,18)
#define PORTA PCR19	PORT PCR REG(PORTA,19)
#define PORTA PCR20	PORT PCR REG(PORTA,20)
#define PORTA PCR21	PORT_PCR_REG(PORTA,21)
#define PORTA PCR22	PORT PCR REG(PORTA,22)
#define PORTA PCR23	PORT PCR REG(PORTA,23)
#define PORTA PCR24	PORT PCR REG(PORTA,24)
#define PORTA PCR25	PORT PCR REG(PORTA,25)
#define PORTA PCR26	PORT PCR REG(PORTA,26)
#define PORTA PCR27	PORT PCR REG(PORTA,27)
#define PORTA PCR28	PORT_PCR_REG(PORTA,28)
#define PORTA PCR29	PORT PCR REG(PORTA,29)
#define PORTA PCR30	PORT PCR REG(PORTA,30)
#define PORTA PCR31	PORT PCR REG(PORTA,31)
#define PORTA GPCLR	PORT GPCLR REG(PORTA)
#define PORTA GPCHR	PORT GPCHR REG(PORTA)
#define PORTA_ISFR	PORT ISFR REG(PORTA)
/* PORTB */	TORT_ISTR_RES(FORTIN)
#define PORTB PCR0	PORT PCR REG(PORTB,0)
#define PORTB PCR1	PORT PCR REG(PORTB,1)
#define PORTB PCR2	PORT PCR REG(PORTB,2)
#define PORTB PCR3	PORT PCR REG(PORTB,3)
#define PORTB PCR4	PORT PCR REG(PORTB,4)
#define PORTB PCR5	PORT PCR REG(PORTB,5)
#define PORTB_PCR6	PORT_PCR_REG(PORTB,6)
#define PORTB_PCR7	PORT_PCR_REG(PORTB,7)
#define PORTB_PCR8	PORT PCR REG(PORTB,8)
#define PORTB PCR9	PORT PCR REG(PORTB,9)
#define PORTB_PCR10	PORT PCR REG(PORTB,10)
#define PORTB PCR11	PORT PCR REG(PORTB,11)
#define PORTB PCR12	PORT PCR REG(PORTB,12)
#define PORTB PCR13	PORT PCR REG(PORTB,13)
#define PORTB PCR14	PORT PCR REG(PORTB,14)
#define PORTB PCR15	PORT PCR REG(PORTB,15)
#define PORTB_PCR16	PORT PCR REG(PORTB,16)
#define PORTB_PCR17	PORT PCR REG(PORTB,17)
#define PORTB PCR18	PORT PCR REG(PORTB,18)
#define PORTB_PCR19	PORT PCR REG(PORTB,19)
#define PORTB_PCR20	PORT PCR REG(PORTB,19)
#define PORTB_PCR21	PORT PCR REG(PORTB,21)
#define PORTB_PCR22	PORT PCR REG(PORTB,21)
#define PORTB_PCR23	PORT PCR REG(PORTB,22)
#define PORTB_PCR24	PORT PCR REG(PORTB,24)
_	` ` ' /
#define PORTB_PCR25 #define PORTB_PCR26	PORT_PCR_REG(PORTB,25)
_	PORT_PCR_REG(PORTB,26)
#define PORTB_PCR27	PORT_PCR_REG(PORTB,27)
#define PORTB_PCR28	PORT_PCR_REG(PORTB,28)
#define PORTB_PCR29	PORT_PCR_REG(PORTB,29)
#define PORTB_PCR30	PORT_PCR_REG(PORTB,30)

#define PORTB PCR31	PORT PCR REG(PORTB,31)
#define PORTB_GPCLR	PORT_GPCLR_REG(PORTB)
#define PORTB_GPCHR	PORT_GPCHR_REG(PORTB)
#define PORTB_ISFR	PORT_ISFR_REG(PORTB)
/* PORTC */	
#define PORTC_PCR0	PORT_PCR_REG(PORTC,0)
#define PORTC_PCR1	PORT_PCR_REG(PORTC,1)
#define PORTC_PCR2	PORT_PCR_REG(PORTC,2)
#define PORTC_PCR3	PORT_PCR_REG(PORTC,3)
#define PORTC_PCR4	PORT_PCR_REG(PORTC,4)
#define PORTC_PCR5	PORT_PCR_REG(PORTC,5)
#define PORTC_PCR6	PORT_PCR_REG(PORTC,6)
#define PORTC_PCR7	PORT_PCR_REG(PORTC,7)
#define PORTC_PCR8	PORT_PCR_REG(PORTC,8)
#define PORTC_PCR9	PORT_PCR_REG(PORTC,9)
#define PORTC_PCR10	PORT_PCR_REG(PORTC,10)
#define PORTC_PCR11	PORT_PCR_REG(PORTC,11)
#define PORTC_PCR12	PORT_PCR_REG(PORTC,12)
#define PORTC_PCR13	PORT_PCR_REG(PORTC,13)
#define PORTC_PCR14	PORT_PCR_REG(PORTC,14)
#define PORTC_PCR15	PORT_PCR_REG(PORTC,15)
#define PORTC_PCR16	PORT_PCR_REG(PORTC,16)
#define PORTC_PCR17	PORT_PCR_REG(PORTC,17)
#define PORTC_PCR18	PORT_PCR_REG(PORTC,18)
#define PORTC_PCR19	PORT_PCR_REG(PORTC,19)
#define PORTC_PCR20	PORT_PCR_REG(PORTC,20)
#define PORTC_PCR21	PORT_PCR_REG(PORTC,21)
#define PORTC_PCR22	PORT_PCR_REG(PORTC,22)
#define PORTC_PCR23	PORT_PCR_REG(PORTC,23)
#define PORTC_PCR24	PORT_PCR_REG(PORTC,24)
#define PORTC_PCR25	PORT_PCR_REG(PORTC,25)
#define PORTC_PCR26	PORT_PCR_REG(PORTC,26)
#define PORTC_PCR27	PORT_PCR_REG(PORTC,27)
#define PORTC_PCR28	PORT_PCR_REG(PORTC,28)
#define PORTC_PCR29	PORT_PCR_REG(PORTC,29)
#define PORTC_PCR30	PORT_PCR_REG(PORTC,30)
#define PORTC_PCR31	PORT_PCR_REG(PORTC,31)
#define PORTC_GPCLR	PORT_GPCLR_REG(PORTC)
#define PORTC_GPCHR	PORT_GPCHR_REG(PORTC)
#define PORTC_ISFR	PORT_ISFR_REG(PORTC)
/* PORTD */	
#define PORTD_PCR0	PORT_PCR_REG(PORTD,0)
#define PORTD_PCR1	PORT_PCR_REG(PORTD,1)
#define PORTD_PCR2	PORT_PCR_REG(PORTD,2)
#define PORTD_PCR3	PORT_PCR_REG(PORTD,3)
#define PORTD_PCR4	PORT_PCR_REG(PORTD,4)
#define PORTD_PCR5	PORT_PCR_REG(PORTD,5)
#define PORTD_PCR6	PORT_PCR_REG(PORTD,6)
#define PORTD_PCR7	PORT_PCR_REG(PORTD,?)
#define PORTD_PCR8	PORT_PCR_REG(PORTD,8)
#define PORTD_PCR9	PORT_PCR_REG(PORTD, 10)
#define PORTD_PCR10	PORT_PCR_REG(PORTD,10)

#define PORTD_PCR11	PORT_PCR_REG(PORTD,11)
#define PORTD_PCR12	PORT_PCR_REG(PORTD,12)
#define PORTD_PCR13	PORT_PCR_REG(PORTD,13)
#define PORTD_PCR14	PORT_PCR_REG(PORTD,14)
#define PORTD_PCR15	PORT_PCR_REG(PORTD,15)
#define PORTD_PCR16	PORT_PCR_REG(PORTD,16)
#define PORTD_PCR17	PORT_PCR_REG(PORTD,17)
#define PORTD_PCR18	PORT_PCR_REG(PORTD,18)
#define PORTD_PCR19	PORT_PCR_REG(PORTD,19)
#define PORTD_PCR20	PORT_PCR_REG(PORTD,20)
#define PORTD_PCR21	PORT_PCR_REG(PORTD,21)
#define PORTD_PCR22	PORT_PCR_REG(PORTD,22)
#define PORTD_PCR23	PORT_PCR_REG(PORTD,23)
#define PORTD_PCR24	PORT_PCR_REG(PORTD,24)
#define PORTD_PCR25	PORT_PCR_REG(PORTD,25)
#define PORTD_PCR26	PORT_PCR_REG(PORTD,26)
#define PORTD_PCR27	PORT_PCR_REG(PORTD,27)
#define PORTD_PCR28	PORT_PCR_REG(PORTD,28)
#define PORTD_PCR29	PORT_PCR_REG(PORTD,29)
#define PORTD_PCR30	PORT_PCR_REG(PORTD,30)
#define PORTD_PCR31	PORT_PCR_REG(PORTD,31)
#define PORTD_GPCLR	PORT_GPCLR_REG(PORTD)
#define PORTD_GPCHR	PORT_GPCHR_REG(PORTD)
#define PORTD_ISFR	PORT_ISFR_REG(PORTD)
/* PORTE */	
#define PORTE_PCR0	PORT_PCR_REG(PORTE,0)
#define PORTE_PCR1	PORT_PCR_REG(PORTE,1)
#define PORTE_PCR2	PORT_PCR_REG(PORTE,2)
#define PORTE_PCR3	PORT_PCR_REG(PORTE,3)
#define PORTE_PCR4	PORT_PCR_REG(PORTE,4)
#define PORTE_PCR5	PORT_PCR_REG(PORTE,5)
#define PORTE_PCR6	PORT_PCR_REG(PORTE,6)
#define PORTE_PCR7	PORT_PCR_REG(PORTE,7)
#define PORTE_PCR8	PORT_PCR_REG(PORTE,8)
#define PORTE_PCR9	PORT_PCR_REG(PORTE,9)
#define PORTE_PCR10	PORT_PCR_REG(PORTE,10)
#define PORTE_PCR11	PORT_PCR_REG(PORTE,11)
#define PORTE_PCR12	PORT_PCR_REG(PORTE,12)
#define PORTE_PCR13	PORT_PCR_REG(PORTE,13)
#define PORTE_PCR14	PORT_PCR_REG(PORTE,14)
#define PORTE_PCR15	PORT_PCR_REG(PORTE,15)
#define PORTE_PCR16	PORT_PCR_REG(PORTE,16)
#define PORTE_PCR17	PORT_PCR_REG(PORTE,17)
#define PORTE_PCR18	PORT_PCR_REG(PORTE,18)
#define PORTE_PCR19	PORT_PCR_REG(PORTE,19)
#define PORTE_PCR20	PORT_PCR_REG(PORTE,20)
#define PORTE_PCR21	PORT_PCR_REG(PORTE,21)
#define PORTE_PCR22	PORT_PCR_REG(PORTE,22)
#define PORTE_PCR23	PORT_PCR_REG(PORTE,23)
#define PORTE_PCR24	PORT_PCR_REG(PORTE,24)
#define PORTE_PCR25	PORT_PCR_REG(PORTE,25)
#define PORTE_PCR26	PORT_PCR_REG(PORTE,26)

```
#define PORTE PCR27
                                PORT PCR REG(PORTE,27)
#define PORTE PCR28
                                PORT PCR REG(PORTE,28)
#define PORTE PCR29
                                PORT PCR REG(PORTE, 29)
#define PORTE PCR30
                                PORT PCR REG(PORTE,30)
#define PORTE PCR31
                                PORT PCR REG(PORTE,31)
#define PORTE GPCLR
                                PORT GPCLR REG(PORTE)
#define PORTE GPCHR
                                 PORT GPCHR REG(PORTE)
#define PORTE ISFR
                               PORT ISFR REG(PORTE)
/* PORT - Register array accessors */
#define PORTA PCR(index)
                                 PORT PCR REG(PORTA, index)
#define PORTB PCR(index)
                                 PORT PCR REG(PORTB, index)
#define PORTC_PCR(index)
                                 PORT PCR REG(PORTC,index)
#define PORTD PCR(index)
                                 PORT PCR REG(PORTD,index)
#define PORTE PCR(index)
                                 PORT PCR REG(PORTE, index)
/*!
* (a)}
*//* end of group PORT Register Accessor Macros */
/*!
* (a)}
*//* end of group PORT Peripheral Access Layer */
/* _____
 -- RCM Peripheral Access Layer
 */
/*!
* @addtogroup RCM Peripheral Access Layer RCM Peripheral Access Layer
* @{
*/
/** RCM - Register Layout Typedef */
typedef struct {
__I uint8_t SRS0;
                             /** < System Reset Status Register 0, offset: 0x0 */
                             /**< System Reset Status Register 1, offset: 0x1 */
 I uint8 t SRS1;
   uint8 t RESERVED 0[2];
                              /**< Reset Pin Filter Control register, offset: 0x4 */
  IO uint8 t RPFC;
                              /**< Reset Pin Filter Width register, offset: 0x5 */
  IO uint8 t RPFW;
} RCM Type, *RCM MemMapPtr;
/* _____
 -- RCM - Register accessor macros
 */
* @addtogroup RCM Register Accessor Macros RCM - Register accessor macros
* @{
*/
```

```
/* RCM - Register accessors */
#define RCM SRS0 REG(base)
                                     ((base)->SRS0)
#define RCM SRS1 REG(base)
                                     ((base)->SRS1)
#define RCM RPFC REG(base)
                                     ((base)->RPFC)
#define RCM RPFW REG(base)
                                      ((base)->RPFW)
/*!
* (a)}
*//* end of group RCM Register Accessor Macros */
 -- RCM Register Masks
/*!
* @addtogroup RCM Register Masks RCM Register Masks
* @{
*/
/* SRS0 Bit Fields */
#define RCM SRS0 WAKEUP MASK
                                           0x1u
#define RCM SRS0 WAKEUP SHIFT
                                          0
#define RCM SRS0 WAKEUP WIDTH
                                           1
#define RCM SRS0 WAKEUP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0_WAKEUP_SHIFT))&RCM_SRS0_WAKEUP_MASK)
                                        0x2u
#define RCM SRS0 LVD MASK
#define RCM SRS0 LVD SHIFT
                                       1
#define RCM SRS0 LVD WIDTH
                                        1
#define RCM SRS0 LVD(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 LVD SHIFT))&RCM SRS0 LVD MASK)
#define RCM SRS0 LOC MASK
                                       0x4u
#define RCM SRS0 LOC SHIFT
                                       2
#define RCM SRS0 LOC WIDTH
                                        1
#define RCM SRS0 LOC(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 LOC SHIFT))&RCM SRS0 LOC MASK)
#define RCM SRS0 LOL MASK
                                       0x8u
#define RCM SRS0 LOL SHIFT
                                       3
#define RCM SRS0 LOL WIDTH
                                        1
#define RCM SRS0 LOL(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 LOL SHIFT))&RCM SRS0 LOL MASK)
#define RCM SRS0 WDOG MASK
                                         0x20u
#define RCM SRS0 WDOG SHIFT
                                        5
#define RCM SRS0 WDOG WIDTH
                                          1
#define RCM SRS0 WDOG(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 WDOG SHIFT))&RCM SRS0 WDOG MASK)
#define RCM SRS0 PIN MASK
                                       0x40u
#define RCM SRS0 PIN SHIFT
                                      6
#define RCM SRS0 PIN WIDTH
                                       1
#define RCM SRS0 PIN(x)
```

```
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 PIN SHIFT))&RCM SRS0 PIN MASK)
#define RCM SRS0 POR MASK
                                       0x80u
#define RCM SRS0 POR SHIFT
                                      7
#define RCM SRS0 POR WIDTH
                                       1
#define RCM SRS0 POR(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 POR SHIFT))&RCM SRS0 POR MASK)
/* SRS1 Bit Fields */
#define RCM SRS1 LOCKUP MASK
                                         0x2u
#define RCM SRS1 LOCKUP SHIFT
                                         1
#define RCM SRS1 LOCKUP WIDTH
                                          1
#define RCM SRS1 LOCKUP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 LOCKUP SHIFT))&RCM SRS1 LOCKUP MASK)
#define RCM SRS1_SW_MASK
                                      0x4u
                                      2
#define RCM SRS1 SW SHIFT
#define RCM SRS1 SW WIDTH
                                       1
#define RCM SRS1 SW(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 SW SHIFT))&RCM SRS1 SW MASK)
#define RCM SRS1 MDM AP MASK
                                          0x8u
#define RCM SRS1 MDM AP SHIFT
                                         3
#define RCM SRS1 MDM AP WIDTH
                                          1
#define RCM SRS1 MDM AP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 MDM AP SHIFT))&RCM SRS1 MDM AP MASK)
#define RCM SRS1 SACKERR MASK
                                          0x20u
#define RCM SRS1 SACKERR SHIFT
                                         5
#define RCM SRS1 SACKERR WIDTH
                                          1
#define RCM SRS1 SACKERR(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 SACKERR SHIFT))&RCM SRS1 SACKERR MASK)
/* RPFC Bit Fields */
#define RCM RPFC RSTFLTSRW MASK
                                            0x3u
#define RCM RPFC RSTFLTSRW SHIFT
                                           0
#define RCM RPFC RSTFLTSRW WIDTH
                                            2
#define RCM RPFC RSTFLTSRW(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFC RSTFLTSRW SHIFT))&RCM RPFC RSTFLTSRW MASK)
#define RCM RPFC RSTFLTSS MASK
                                          0x4u
#define RCM RPFC RSTFLTSS SHIFT
                                         2
#define RCM RPFC RSTFLTSS WIDTH
                                          1
#define RCM RPFC RSTFLTSS(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFC RSTFLTSS SHIFT))&RCM RPFC RSTFLTSS MASK)
/* RPFW Bit Fields */
#define RCM RPFW RSTFLTSEL MASK
                                           0x1Fu
#define RCM RPFW RSTFLTSEL SHIFT
                                           0
#define RCM RPFW RSTFLTSEL WIDTH
                                            5
#define RCM RPFW RSTFLTSEL(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFW RSTFLTSEL SHIFT))&RCM RPFW RSTFLTSEL MASK)
/*!
* (a)}
*//* end of group RCM Register Masks */
/* RCM - Peripheral instance base addresses */
/** Peripheral RCM base address */
```

```
#define RCM BASE
                               (0x4007F000u)
/** Peripheral RCM base pointer */
#define RCM
                            ((RCM Type *)RCM BASE)
#define RCM BASE PTR
                                 (RCM)
/** Array initializer of RCM peripheral base addresses */
#define RCM BASE ADDRS
                                   { RCM BASE }
/** Array initializer of RCM peripheral base pointers */
#define RCM BASE PTRS
                                  { RCM }
/* _____
 -- RCM - Register accessor macros
 */
* @addtogroup RCM Register Accessor Macros RCM - Register accessor macros
* @{
*/
/* RCM - Register instance definitions */
/* RCM */
#define RCM SRS0
                              RCM SRS0 REG(RCM)
#define RCM SRS1
                              RCM_SRS1 REG(RCM)
#define RCM RPFC
                               RCM RPFC REG(RCM)
#define RCM RPFW
                               RCM RPFW REG(RCM)
/*!
* (a)}
*//* end of group RCM Register Accessor Macros */
/*!
*//* end of group RCM Peripheral Access Layer */
/* ______
 -- ROM Peripheral Access Layer
 */
/*!
* @addtogroup ROM Peripheral Access Layer ROM Peripheral Access Layer
* @{
*/
/** ROM - Register Layout Typedef */
typedef struct {
 _I uint32 t ENTRY[3];
                                /**< Entry, array offset: 0x0, array step: 0x4 */
 I uint32 t TABLEMARK;
                                  /**< End of Table Marker Register, offset: 0xC */
   uint8 t RESERVED 0[4028];
 I uint32 t SYSACCESS;
                                 /**< System Access Register, offset: 0xFCC */
 I uint32 t PERIPHID4;
                                /**< Peripheral ID Register, offset: 0xFD0 */
```

```
/**< Peripheral ID Register, offset: 0xFD4 */
  I uint32 t PERIPHID5;
                                  /**< Peripheral ID Register, offset: 0xFD8 */
 I uint32 t PERIPHID6;
                                  /**< Peripheral ID Register, offset: 0xFDC */
 I uint32 t PERIPHID7;
  I uint32 t PERIPHID0;
                                  /**< Peripheral ID Register, offset: 0xFE0 */
  I uint32 t PERIPHID1;
                                  /**< Peripheral ID Register, offset: 0xFE4 */
                                  /**< Peripheral ID Register, offset: 0xFE8 */
 I uint32 t PERIPHID2;
__I uint32_t PERIPHID3;
                                  /**< Peripheral ID Register, offset: 0xFEC */
  I uint32 t COMPID[4];
                                  /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
ROM Type, *ROM MemMapPtr;
/* ______
 -- ROM - Register accessor macros
 */
/*!
* @addtogroup ROM Register Accessor Macros ROM - Register accessor macros
* @{
*/
/* ROM - Register accessors */
#define ROM ENTRY REG(base,index)
                                        ((base)->ENTRY[index])
#define ROM ENTRY COUNT
#define ROM TABLEMARK REG(base)
                                          ((base)->TABLEMARK)
#define ROM SYSACCESS REG(base)
                                         ((base)->SYSACCESS)
#define ROM PERIPHID4 REG(base)
                                        ((base)->PERIPHID4)
#define ROM PERIPHID5 REG(base)
                                        ((base)->PERIPHID5)
#define ROM PERIPHID6 REG(base)
                                        ((base)->PERIPHID6)
#define ROM PERIPHID7 REG(base)
                                        ((base)->PERIPHID7)
#define ROM PERIPHIDO REG(base)
                                        ((base)->PERIPHID0)
#define ROM PERIPHID1 REG(base)
                                        ((base)->PERIPHID1)
#define ROM PERIPHID2 REG(base)
                                        ((base)->PERIPHID2)
#define ROM PERIPHID3 REG(base)
                                        ((base)->PERIPHID3)
#define ROM COMPID REG(base,index)
                                         ((base)->COMPID[index])
#define ROM COMPID COUNT
                                       4
/*!
* (a)}
*//* end of group ROM Register Accessor Macros */
 -- ROM Register Masks
 */
* @addtogroup ROM Register Masks ROM Register Masks
* @{
/* ENTRY Bit Fields */
#define ROM ENTRY ENTRY MASK
                                          0xFFFFFFFu
```

```
#define ROM ENTRY ENTRY SHIFT
#define ROM ENTRY ENTRY WIDTH
                                          32
#define ROM ENTRY ENTRY(x)
(((uint32 t)(((uint32 t)(x)) << ROM ENTRY ENTRY SHIFT))&ROM ENTRY ENTRY MASK)
/* TABLEMARK Bit Fields */
#define ROM TABLEMARK MARK MASK
                                             0xFFFFFFFu
#define ROM TABLEMARK MARK SHIFT
#define ROM TABLEMARK MARK WIDTH
                                             32
#define ROM TABLEMARK MARK(x)
(((uint32 t)(((uint32 t)(x)) << ROM TABLEMARK MARK SHIFT))&ROM TABLEMARK MARK MASK)
/* SYSACCESS Bit Fields */
#define ROM SYSACCESS SYSACCESS MASK
                                              0xFFFFFFFu
#define ROM SYSACCESS SYSACCESS SHIFT
                                             0
#define ROM SYSACCESS SYSACCESS WIDTH
                                              32
#define ROM SYSACCESS SYSACCESS(x)
(((uint32 t)(((uint32 t)(x)) << ROM SYSACCESS SYSACCESS SHIFT))&ROM SYSACCESS SYSACCESS
MASK)
/* PERIPHID4 Bit Fields */
#define ROM PERIPHID4 PERIPHID MASK
                                           0xFFFFFFFu
#define ROM PERIPHID4 PERIPHID SHIFT
#define ROM PERIPHID4 PERIPHID WIDTH
                                            32
#define ROM PERIPHID4 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID4 PERIPHID SHIFT))&ROM PERIPHID4 PERIPHID MASK
/* PERIPHID5 Bit Fields */
#define ROM PERIPHID5 PERIPHID MASK
                                           0xFFFFFFFu
#define ROM PERIPHID5_PERIPHID_SHIFT
#define ROM PERIPHID5 PERIPHID WIDTH
                                            32
#define ROM PERIPHID5 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID5 PERIPHID SHIFT))&ROM PERIPHID5 PERIPHID MASK
/* PERIPHID6 Bit Fields */
#define ROM PERIPHID6 PERIPHID MASK
                                           0xFFFFFFFu
#define ROM PERIPHID6 PERIPHID_SHIFT
#define ROM PERIPHID6 PERIPHID WIDTH
                                            32
#define ROM PERIPHID6 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID6 PERIPHID SHIFT))&ROM PERIPHID6 PERIPHID MASK
)
/* PERIPHID7 Bit Fields */
#define ROM PERIPHID7 PERIPHID MASK
                                           0xFFFFFFFu
#define ROM PERIPHID7 PERIPHID SHIFT
#define ROM PERIPHID7 PERIPHID WIDTH
                                            32
#define ROM PERIPHID7 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID7 PERIPHID SHIFT))&ROM PERIPHID7 PERIPHID MASK
/* PERIPHID0 Bit Fields */
#define ROM PERIPHID0 PERIPHID MASK
                                           0xFFFFFFFu
#define ROM PERIPHID0 PERIPHID SHIFT
                                           0
#define ROM PERIPHID0 PERIPHID WIDTH
                                            32
#define ROM PERIPHID0 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID0 PERIPHID SHIFT))&ROM PERIPHID0 PERIPHID MASK
)
```

```
/* PERIPHID1 Bit Fields */
#define ROM PERIPHID1 PERIPHID MASK
                                             0xFFFFFFFu
#define ROM PERIPHID1 PERIPHID SHIFT
#define ROM PERIPHID1 PERIPHID WIDTH
                                             32
#define ROM PERIPHID1 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID1 PERIPHID SHIFT))&ROM PERIPHID1 PERIPHID MASK
)
/* PERIPHID2 Bit Fields */
#define ROM PERIPHID2 PERIPHID MASK
                                             0xFFFFFFFu
#define ROM PERIPHID2 PERIPHID SHIFT
                                            0
#define ROM PERIPHID2 PERIPHID WIDTH
                                             32
#define ROM PERIPHID2 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID2 PERIPHID SHIFT))&ROM PERIPHID2 PERIPHID MASK
/* PERIPHID3 Bit Fields */
#define ROM PERIPHID3 PERIPHID MASK
                                             0xFFFFFFFu
#define ROM PERIPHID3 PERIPHID SHIFT
                                            0
#define ROM PERIPHID3 PERIPHID WIDTH
                                             32
#define ROM PERIPHID3 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID3 PERIPHID SHIFT))&ROM PERIPHID3 PERIPHID MASK
/* COMPID Bit Fields */
#define ROM COMPID COMPID_MASK
                                            0xFFFFFFFu
#define ROM COMPID COMPID SHIFT
                                           0
#define ROM COMPID COMPID WIDTH
                                            32
#define ROM COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x)) << ROM COMPID COMPID SHIFT))&ROM COMPID COMPID MASK)
/*!
* @}
*//* end of group ROM Register Masks */
/* ROM - Peripheral instance base addresses */
/** Peripheral ROM base address */
#define ROM BASE
                                 (0xF0002000u)
/** Peripheral ROM base pointer */
#define ROM
                             ((ROM_Type *)ROM_BASE)
#define ROM BASE PTR
                                   (ROM)
/** Array initializer of ROM peripheral base addresses */
#define ROM BASE ADDRS
                                      { ROM BASE }
/** Array initializer of ROM peripheral base pointers */
#define ROM BASE PTRS
                                    { ROM }
/* ______
 -- ROM - Register accessor macros
* @addtogroup ROM Register Accessor Macros ROM - Register accessor macros
* @{
*/
```

```
/* ROM - Register instance definitions */
/* ROM */
#define ROM ENTRY0
                                  ROM ENTRY REG(ROM,0)
#define ROM ENTRY1
                                  ROM ENTRY REG(ROM,1)
#define ROM ENTRY2
                                  ROM ENTRY REG(ROM,2)
#define ROM TABLEMARK
                                     ROM TABLEMARK REG(ROM)
#define ROM SYSACCESS
                                    ROM SYSACCESS REG(ROM)
#define ROM PERIPHID4
                                   ROM PERIPHID4 REG(ROM)
#define ROM PERIPHID5
                                   ROM PERIPHID5 REG(ROM)
#define ROM PERIPHID6
                                   ROM PERIPHID6 REG(ROM)
                                   ROM PERIPHID7 REG(ROM)
#define ROM PERIPHID7
#define ROM PERIPHID0
                                   ROM PERIPHIDO REG(ROM)
#define ROM PERIPHID1
                                   ROM PERIPHID1 REG(ROM)
                                   ROM PERIPHID2 REG(ROM)
#define ROM PERIPHID2
#define ROM PERIPHID3
                                   ROM PERIPHID3 REG(ROM)
#define ROM COMPID0
                                   ROM COMPID REG(ROM,0)
#define ROM COMPID1
                                   ROM COMPID REG(ROM,1)
#define ROM COMPID2
                                   ROM COMPID REG(ROM,2)
#define ROM COMPID3
                                   ROM COMPID REG(ROM,3)
/* ROM - Register array accessors */
#define ROM ENTRY(index)
                                    ROM ENTRY REG(ROM, index)
#define ROM COMPID(index)
                                    ROM COMPID REG(ROM,index)
/*!
* (a)}
*//* end of group ROM Register Accessor Macros */
/*!
*//* end of group ROM Peripheral Access Layer */
/* ______
 -- RTC Peripheral Access Layer
/*!
* @addtogroup RTC Peripheral Access Layer RTC Peripheral Access Layer
* @{
*/
/** RTC - Register Layout Typedef */
typedef struct {
                               /**< RTC Time Seconds Register, offset: 0x0 */
  IO uint32 t TSR;
                               /**< RTC Time Prescaler Register, offset: 0x4 */
  IO uint32 t TPR;
                                /**< RTC Time Alarm Register, offset: 0x8 */
  IO uint32 t TAR;
                               /**< RTC Time Compensation Register, offset: 0xC */
  IO uint32 t TCR;
                               /**< RTC Control Register, offset: 0x10 */
  IO uint32 t CR;
```

```
/**< RTC Status Register, offset: 0x14 */
  IO uint32 t SR;
                             /**< RTC Lock Register, offset: 0x18 */
  IO uint32 tLR;
                             /**< RTC Interrupt Enable Register, offset: 0x1C */
  IO uint32 t IER;
} RTC Type, *RTC MemMapPtr;
 ______
 -- RTC - Register accessor macros
 */
* @addtogroup RTC Register Accessor Macros RTC - Register accessor macros
*/
/* RTC - Register accessors */
#define RTC TSR REG(base)
                                  ((base)->TSR)
#define RTC TPR REG(base)
                                  ((base)->TPR)
#define RTC TAR REG(base)
                                  ((base)->TAR)
#define RTC_TCR_REG(base)
                                  ((base)->TCR)
#define RTC CR REG(base)
                                  ((base)->CR)
#define RTC SR REG(base)
                                 ((base)->SR)
#define RTC LR REG(base)
                                 ((base)->LR)
#define RTC IER REG(base)
                                  ((base)->IER)
/*!
* (a)}
*//* end of group RTC Register Accessor Macros */
 ______
 -- RTC Register Masks
 */
/*!
* @addtogroup RTC Register Masks RTC Register Masks
*/
/* TSR Bit Fields */
#define RTC TSR TSR MASK
                                    0xFFFFFFFu
#define RTC TSR TSR SHIFT
#define RTC TSR TSR WIDTH
                                    32
#define RTC TSR TSR(x)
(((uint32 t)(((uint32 t)(x)) << RTC TSR TSR SHIFT))&RTC TSR TSR MASK)
/* TPR Bit Fields */
#define RTC TPR TPR MASK
                                    0xFFFFu
#define RTC TPR TPR SHIFT
                                   0
#define RTC TPR TPR WIDTH
                                    16
#define RTC TPR TPR(x)
(((uint32 t)(((uint32 t)(x)) << RTC TPR TPR SHIFT))&RTC TPR TPR MASK)
/* TAR Bit Fields */
```

```
#define RTC TAR TAR MASK
                                       0xFFFFFFFu
#define RTC TAR TAR SHIFT
#define RTC TAR TAR WIDTH
                                       32
#define RTC TAR TAR(x)
(((uint32 t)(((uint32 t)(x)) << RTC TAR TAR SHIFT))&RTC TAR TAR MASK)
/* TCR Bit Fields */
#define RTC TCR TCR MASK
                                       0xFFu
#define RTC TCR TCR SHIFT
                                      0
#define RTC TCR TCR WIDTH
                                       8
#define RTC TCR TCR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TCR TCR SHIFT))&RTC TCR TCR MASK)
#define RTC TCR_CIR_MASK
                                      0xFF00u
#define RTC_TCR_CIR_SHIFT
                                     8
#define RTC TCR CIR WIDTH
                                      8
#define RTC TCR CIR(x)
(((uint32 t)(((uint32 t)(x)) << RTC TCR CIR SHIFT))&RTC TCR CIR MASK)
#define RTC TCR TCV MASK
                                       0xFF0000u
#define RTC TCR TCV_SHIFT
                                      16
#define RTC TCR TCV WIDTH
                                       8
#define RTC_TCR_TCV(x)
(((uint32 t)(((uint32 t)(x)) << RTC TCR TCV SHIFT))&RTC TCR TCV MASK)
#define RTC TCR CIC MASK
                                      0xFF000000u
#define RTC TCR CIC SHIFT
                                     24
#define RTC TCR CIC WIDTH
                                      8
#define RTC TCR CIC(x)
(((uint32 t)(((uint32 t)(x)) << RTC TCR CIC SHIFT))&RTC TCR CIC MASK)
/* CR Bit Fields */
#define RTC CR SWR MASK
                                      0x1u
#define RTC CR SWR SHIFT
                                      0
#define RTC CR SWR WIDTH
                                       1
#define RTC CR SWR(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SWR SHIFT))&RTC CR SWR MASK)
#define RTC CR WPE MASK
                                      0x2u
#define RTC CR WPE SHIFT
                                      1
#define RTC CR WPE WIDTH
                                       1
#define RTC CR WPE(x)
(((uint32_t)(((uint32_t)(x)) << RTC CR WPE SHIFT))&RTC CR WPE MASK)
#define RTC CR SUP MASK
                                      0x4u
                                     2
#define RTC CR SUP SHIFT
#define RTC CR SUP WIDTH
#define RTC CR SUP(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SUP SHIFT))&RTC CR SUP MASK)
#define RTC CR UM MASK
                                      0x8u
                                     3
#define RTC CR UM SHIFT
#define RTC CR UM WIDTH
                                      1
#define RTC CR UM(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR UM SHIFT))&RTC CR UM MASK)
#define RTC CR OSCE MASK
                                       0x100u
#define RTC CR OSCE SHIFT
                                      8
#define RTC CR OSCE WIDTH
                                       1
#define RTC_CR_OSCE(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR OSCE SHIFT))&RTC CR OSCE MASK)
```

```
#define RTC CR CLKO MASK
                                        0x200u
#define RTC CR CLKO SHIFT
#define RTC CR CLKO WIDTH
                                        1
#define RTC CR CLKO(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR CLKO SHIFT))&RTC CR CLKO MASK)
#define RTC CR SC16P MASK
                                        0x400u
#define RTC CR SC16P SHIFT
                                       10
#define RTC CR SC16P WIDTH
                                        1
#define RTC CR SC16P(x)
(((uint32_t)(((uint32_t)(x)) << RTC_CR_SC16P_SHIFT))&RTC_CR_SC16P_MASK)
#define RTC CR SC8P MASK
                                       0x800u
#define RTC CR SC8P SHIFT
                                      11
#define RTC CR SC8P WIDTH
                                        1
#define RTC CR SC8P(x)
(((uint32\ t)(((uint32\ t)(x)) \le RTC\ CR\ SC8P\ SHIFT)) \& RTC\ CR\ SC8P\ MASK)
#define RTC CR SC4P MASK
                                       0x1000u
#define RTC CR SC4P SHIFT
                                      12
#define RTC CR SC4P_WIDTH
                                       1
#define RTC CR SC4P(x)
(((uint32_t)(((uint32_t)(x)) << RTC_CR_SC4P_SHIFT))&RTC_CR_SC4P_MASK)
#define RTC CR SC2P MASK
                                       0x2000u
#define RTC CR SC2P SHIFT
                                      13
#define RTC CR SC2P WIDTH
                                       1
#define RTC CR SC2P(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SC2P SHIFT))&RTC CR SC2P MASK)
/* SR Bit Fields */
#define RTC SR TIF MASK
                                      0x1u
#define RTC_SR_TIF_SHIFT
                                     0
#define RTC SR TIF WIDTH
                                      1
#define RTC SR TIF(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TIF SHIFT))&RTC SR TIF MASK)
#define RTC_SR_TOF_MASK
                                      0x2u
                                      1
#define RTC SR TOF SHIFT
#define RTC SR TOF WIDTH
                                       1
#define RTC SR TOF(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TOF SHIFT))&RTC SR TOF MASK)
#define RTC SR TAF MASK
                                      0x4u
#define RTC SR TAF SHIFT
                                      2
#define RTC_SR_TAF_WIDTH
                                       1
#define RTC SR TAF(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TAF SHIFT))&RTC SR TAF MASK)
#define RTC SR TCE MASK
                                      0x10u
#define RTC SR TCE SHIFT
                                      4
#define RTC SR TCE WIDTH
                                       1
#define RTC SR TCE(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TCE SHIFT))&RTC SR TCE MASK)
/* LR Bit Fields */
#define RTC LR TCL MASK
                                       0x8u
#define RTC LR TCL_SHIFT
                                      3
#define RTC LR TCL WIDTH
                                       1
#define RTC LR TCL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR TCL SHIFT))&RTC LR TCL MASK)
```

```
#define RTC LR CRL MASK
                                       0x10u
#define RTC LR CRL SHIFT
#define RTC LR CRL WIDTH
                                        1
#define RTC LR CRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR CRL SHIFT))&RTC LR CRL MASK)
#define RTC LR SRL MASK
                                       0x20u
#define RTC LR SRL SHIFT
                                      5
#define RTC LR SRL WIDTH
                                       1
#define RTC LR SRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR SRL SHIFT))&RTC LR SRL MASK)
#define RTC LR LRL MASK
                                       0x40u
#define RTC LR LRL SHIFT
                                       6
#define RTC LR LRL WIDTH
                                        1
#define RTC LR LRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR LRL SHIFT))&RTC LR LRL MASK)
/* IER Bit Fields */
#define RTC IER TIIE MASK
                                       0x1u
#define RTC IER TIIE_SHIFT
                                      0
#define RTC IER TIIE WIDTH
#define RTC_IER_TIIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TIIE SHIFT))&RTC IER TIIE MASK)
#define RTC IER TOIE MASK
#define RTC IER TOIE SHIFT
                                       1
#define RTC IER TOIE WIDTH
                                        1
#define RTC IER TOIE(x)
(((uint32 t)(((uint32 t)(x))<<RTC IER TOIE SHIFT))&RTC IER TOIE MASK)
#define RTC IER TAIE MASK
                                        0x4u
#define RTC IER TAIE SHIFT
                                       2
#define RTC IER TAIE WIDTH
                                        1
#define RTC IER TAIE(x)
(((uint32 t)(((uint32 t)(x))<<RTC IER TAIE SHIFT))&RTC IER TAIE MASK)
#define RTC IER TSIE MASK
                                       0x10u
#define RTC IER TSIE SHIFT
                                       4
#define RTC IER TSIE WIDTH
                                        1
#define RTC IER TSIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TSIE SHIFT))&RTC IER TSIE MASK)
#define RTC IER WPON MASK
                                         0x80u
                                        7
#define RTC IER WPON SHIFT
#define RTC IER WPON WIDTH
                                         1
#define RTC IER WPON(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER WPON SHIFT))&RTC IER WPON MASK)
/*!
* (a)}
*//* end of group RTC Register Masks */
/* RTC - Peripheral instance base addresses */
/** Peripheral RTC base address */
#define RTC BASE
                                 (0x4003D000u)
/** Peripheral RTC base pointer */
#define RTC
                              ((RTC Type *)RTC BASE)
```

```
#define RTC BASE PTR
                                   (RTC)
/** Array initializer of RTC peripheral base addresses */
#define RTC_BASE_ADDRS
                                     { RTC BASE }
/** Array initializer of RTC peripheral base pointers */
#define RTC BASE PTRS
                                   { RTC }
/* _____
 -- RTC - Register accessor macros
   -
------*/
* @addtogroup RTC Register Accessor Macros RTC - Register accessor macros
* @{
*/
/* RTC - Register instance definitions */
/* RTC */
#define RTC TSR
                               RTC TSR REG(RTC)
                               RTC_TPR_REG(RTC)
#define RTC_TPR
#define RTC TAR
                               RTC TAR REG(RTC)
#define RTC TCR
                               RTC TCR REG(RTC)
#define RTC CR
                               RTC CR REG(RTC)
#define RTC SR
                               RTC SR REG(RTC)
#define RTC LR
                               RTC LR REG(RTC)
#define RTC IER
                               RTC IER REG(RTC)
/*!
* (a) }
*//* end of group RTC Register Accessor Macros */
/*!
* (a) }
*//* end of group RTC Peripheral Access Layer */
  _____
 -- SIM Peripheral Access Layer
* @addtogroup SIM Peripheral Access Layer SIM Peripheral Access Layer
* @{
*/
/** SIM - Register Layout Typedef */
typedef struct {
                                 /** < System Options Register 1, offset: 0x0 */
 IO uint32 t SOPT1;
                                   /**< SOPT1 Configuration Register, offset: 0x4 */
  IO uint32 t SOPT1CFG;
   uint8 t RESERVED 0[4092];
                                 /** < System Options Register 2, offset: 0x1004 */
  IO uint32 t SOPT2;
```

```
uint8 t RESERVED 1[4];
   IO uint32 t SOPT4;
                                     /** < System Options Register 4, offset: 0x100C */
                                     /** < System Options Register 5, offset: 0x1010 */
   IO uint32 t SOPT5;
   uint8 t RESERVED 2[4];
  IO uint32 t SOPT7;
                                     /** < System Options Register 7, offset: 0x1018 */
   uint8 t RESERVED 3[8];
                                   /**< System Device Identification Register, offset: 0x1024 */
 I uint32 t SDID;
   uint8 t RESERVED 4[12];
                                     /**< System Clock Gating Control Register 4, offset: 0x1034 */
   IO uint32 t SCGC4;
                                     /**< System Clock Gating Control Register 5, offset: 0x1038 */
  IO uint32 t SCGC5;
                                     /**< System Clock Gating Control Register 6, offset: 0x103C */
   IO uint32 t SCGC6;
  IO uint32 t SCGC7;
                                     /** < System Clock Gating Control Register 7, offset: 0x1040 */
                                      /** < System Clock Divider Register 1, offset: 0x1044 */
  IO uint32 t CLKDIV1;
   uint8 t RESERVED 5[4];
  IO uint32 t FCFG1;
                                     /**< Flash Configuration Register 1, offset: 0x104C */
                                    /**< Flash Configuration Register 2, offset: 0x1050 */
  I uint32 t FCFG2;
   uint8 t RESERVED 6[4];
                                    /**< Unique Identification Register Mid-High, offset: 0x1058 */
  I uint32 t UIDMH;
                                    /**< Unique Identification Register Mid Low, offset: 0x105C */
  I uint32 t UIDML;
                                   /**< Unique Identification Register Low, offset: 0x1060 */
  I uint32 t UIDL;
   uint8 t RESERVED 7[156];
                                    /**< COP Control Register, offset: 0x1100 */
  IO uint32 t COPC;
  O uint32 t SRVCOP;
                                      /**< Service COP Register, offset: 0x1104 */
} SIM Type, *SIM MemMapPtr;
/* ______
 -- SIM - Register accessor macros
* @addtogroup SIM Register Accessor Macros SIM - Register accessor macros
* @{
*/
/* SIM - Register accessors */
#define SIM SOPT1 REG(base)
                                         ((base)->SOPT1)
#define SIM SOPT1CFG REG(base)
                                            ((base)->SOPT1CFG)
#define SIM SOPT2 REG(base)
                                         ((base)->SOPT2)
#define SIM SOPT4 REG(base)
                                         ((base)->SOPT4)
#define SIM SOPT5 REG(base)
                                         ((base)->SOPT5)
#define SIM SOPT7 REG(base)
                                         ((base)->SOPT7)
#define SIM SDID REG(base)
                                         ((base)->SDID)
#define SIM SCGC4 REG(base)
                                          ((base)->SCGC4)
#define SIM SCGC5 REG(base)
                                          ((base)->SCGC5)
#define SIM SCGC6 REG(base)
                                          ((base)->SCGC6)
#define SIM SCGC7 REG(base)
                                          ((base)->SCGC7)
#define SIM CLKDIV1 REG(base)
                                           ((base)->CLKDIV1)
#define SIM FCFG1 REG(base)
                                         ((base)->FCFG1)
#define SIM FCFG2 REG(base)
                                         ((base)->FCFG2)
#define SIM UIDMH REG(base)
                                          ((base)->UIDMH)
#define SIM UIDML REG(base)
                                          ((base)->UIDML)
```

```
#define SIM UIDL REG(base)
                                    ((base)->UIDL)
#define SIM COPC REG(base)
                                    ((base)->COPC)
#define SIM SRVCOP REG(base)
                                      ((base)->SRVCOP)
/*!
* (a)}
*//* end of group SIM Register Accessor Macros */
 -- SIM Register Masks
* @addtogroup SIM Register Masks SIM Register Masks
* @{
*/
/* SOPT1 Bit Fields */
#define SIM SOPT1 OSC32KSEL MASK
                                           0xC0000u
#define SIM SOPT1 OSC32KSEL SHIFT
                                          18
#define SIM SOPT1 OSC32KSEL WIDTH
                                           2
#define SIM SOPT1 OSC32KSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT1 OSC32KSEL SHIFT))&SIM SOPT1 OSC32KSEL MASK)
#define SIM SOPT1 USBVSTBY MASK
                                           0x20000000u
#define SIM SOPT1 USBVSTBY SHIFT
                                          29
#define SIM SOPT1 USBVSTBY WIDTH
                                           1
#define SIM SOPT1 USBVSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBVSTBY SHIFT))&SIM SOPT1 USBVSTBY MASK)
#define SIM SOPT1 USBSSTBY MASK
                                          0x40000000u
#define SIM SOPT1 USBSSTBY SHIFT
                                          30
#define SIM SOPT1 USBSSTBY WIDTH
                                           1
#define SIM SOPT1 USBSSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBSSTBY SHIFT))&SIM SOPT1 USBSSTBY MASK)
#define SIM SOPT1 USBREGEN MASK
                                           0x80000000u
#define SIM SOPT1 USBREGEN SHIFT
                                          31
#define SIM SOPT1 USBREGEN WIDTH
                                           1
#define SIM SOPT1 USBREGEN(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBREGEN SHIFT))&SIM SOPT1 USBREGEN MASK)
/* SOPT1CFG Bit Fields */
#define SIM SOPT1CFG URWE MASK
                                           0x1000000u
#define SIM SOPT1CFG URWE SHIFT
                                          24
#define SIM SOPT1CFG URWE WIDTH
                                           1
#define SIM SOPT1CFG URWE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT1CFG URWE SHIFT))&SIM SOPT1CFG URWE MASK)
#define SIM SOPT1CFG_UVSWE_MASK
                                           0x2000000u
#define SIM SOPT1CFG UVSWE SHIFT
                                           25
#define SIM SOPT1CFG UVSWE WIDTH
                                            1
#define SIM SOPT1CFG UVSWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG UVSWE SHIFT))&SIM SOPT1CFG UVSWE MASK)
#define SIM SOPT1CFG USSWE MASK
                                           0x4000000u
#define SIM SOPT1CFG USSWE SHIFT
                                          26
```

```
#define SIM SOPT1CFG USSWE WIDTH
#define SIM SOPT1CFG USSWE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT1CFG USSWE SHIFT))&SIM SOPT1CFG USSWE MASK)
/* SOPT2 Bit Fields */
#define SIM SOPT2 RTCCLKOUTSEL MASK
                                             0x10u
#define SIM SOPT2 RTCCLKOUTSEL SHIFT
                                            4
#define SIM SOPT2 RTCCLKOUTSEL WIDTH
                                             1
#define SIM SOPT2 RTCCLKOUTSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT2 RTCCLKOUTSEL SHIFT))&SIM SOPT2 RTCCLKOUTSEL M
ASK)
#define SIM SOPT2 CLKOUTSEL MASK
                                           0xE0u
#define SIM SOPT2 CLKOUTSEL SHIFT
                                          5
#define SIM SOPT2 CLKOUTSEL WIDTH
                                           3
#define SIM SOPT2 CLKOUTSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT2 CLKOUTSEL SHIFT))&SIM SOPT2 CLKOUTSEL MASK)
#define SIM SOPT2 PLLFLLSEL MASK
                                          0x10000u
#define SIM SOPT2 PLLFLLSEL SHIFT
                                         16
#define SIM SOPT2 PLLFLLSEL WIDTH
                                          1
#define SIM SOPT2 PLLFLLSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT2 PLLFLLSEL SHIFT))&SIM SOPT2 PLLFLLSEL MASK)
#define SIM SOPT2 USBSRC MASK
                                        0x40000u
#define SIM SOPT2 USBSRC SHIFT
                                        18
#define SIM SOPT2 USBSRC WIDTH
                                         1
#define SIM SOPT2 USBSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 USBSRC SHIFT))&SIM SOPT2 USBSRC MASK)
#define SIM SOPT2 TPMSRC MASK
                                        0x3000000u
#define SIM SOPT2 TPMSRC SHIFT
                                        24
#define SIM SOPT2 TPMSRC WIDTH
                                         2
#define SIM SOPT2 TPMSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 TPMSRC SHIFT))&SIM SOPT2 TPMSRC MASK)
#define SIM SOPT2 UARTOSRC MASK
                                          0xC000000u
#define SIM SOPT2 UARTOSRC SHIFT
                                         26
#define SIM SOPT2 UARTOSRC WIDTH
                                          2
#define SIM SOPT2 UARTOSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 UART0SRC SHIFT))&SIM SOPT2 UART0SRC MASK)
/* SOPT4 Bit Fields */
#define SIM SOPT4 TPM1CH0SRC MASK
                                           0x40000u
#define SIM SOPT4 TPM1CH0SRC SHIFT
                                           18
#define SIM SOPT4 TPM1CH0SRC WIDTH
                                           1
#define SIM SOPT4 TPM1CH0SRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT4 TPM1CH0SRC SHIFT))&SIM SOPT4 TPM1CH0SRC MASK)
#define SIM SOPT4 TPM2CH0SRC MASK
                                           0x100000u
#define SIM SOPT4 TPM2CH0SRC SHIFT
                                          20
#define SIM SOPT4 TPM2CH0SRC WIDTH
                                           1
#define SIM SOPT4 TPM2CH0SRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM2CH0SRC SHIFT))&SIM SOPT4 TPM2CH0SRC MASK)
#define SIM SOPT4 TPM0CLKSEL MASK
                                           0x1000000u
                                          24
#define SIM SOPT4 TPM0CLKSEL SHIFT
#define SIM SOPT4 TPM0CLKSEL WIDTH
#define SIM SOPT4 TPM0CLKSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT4 TPM0CLKSEL SHIFT))&SIM SOPT4 TPM0CLKSEL MASK)
#define SIM SOPT4 TPM1CLKSEL MASK
                                           0x2000000u
```

```
#define SIM SOPT4 TPM1CLKSEL SHIFT
                                          25
#define SIM SOPT4 TPM1CLKSEL WIDTH
                                           1
#define SIM SOPT4 TPM1CLKSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT4 TPM1CLKSEL SHIFT))&SIM SOPT4 TPM1CLKSEL MASK)
#define SIM SOPT4 TPM2CLKSEL MASK
                                           0x4000000u
#define SIM SOPT4 TPM2CLKSEL SHIFT
                                          26
#define SIM SOPT4 TPM2CLKSEL WIDTH
                                           1
#define SIM SOPT4 TPM2CLKSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT4 TPM2CLKSEL SHIFT))&SIM SOPT4 TPM2CLKSEL MASK)
/* SOPT5 Bit Fields */
#define SIM SOPT5 UART0TXSRC MASK
                                           0x3u
#define SIM SOPT5 UART0TXSRC SHIFT
                                          0
#define SIM SOPT5 UARTOTXSRC WIDTH
                                           2
#define SIM SOPT5 UART0TXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART0TXSRC SHIFT))&SIM SOPT5 UART0TXSRC MASK)
#define SIM SOPT5 UARTORXSRC MASK
                                           0x4u
                                          2
#define SIM SOPT5 UARTORXSRC SHIFT
#define SIM SOPT5 UARTORXSRC WIDTH
#define SIM SOPT5 UARTORXSRC(x)
(((uint32_t)(((uint32_t)(x))<<SIM_SOPT5_UART0RXSRC_SHIFT))&SIM_SOPT5_UART0RXSRC_MASK)
#define SIM SOPT5 UART1TXSRC MASK
                                           0x30u
#define SIM SOPT5 UART1TXSRC SHIFT
                                          4
#define SIM SOPT5 UART1TXSRC WIDTH
                                           2
#define SIM SOPT5 UART1TXSRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART1TXSRC SHIFT))&SIM SOPT5 UART1TXSRC MASK)
#define SIM SOPT5 UART1RXSRC MASK
                                           0x40u
#define SIM SOPT5 UART1RXSRC SHIFT
                                          6
#define SIM SOPT5 UART1RXSRC WIDTH
                                            1
#define SIM SOPT5 UART1RXSRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART1RXSRC SHIFT))&SIM SOPT5 UART1RXSRC MASK)
#define SIM SOPT5 UARTOODE MASK
                                          0x10000u
#define SIM SOPT5 UARTOODE SHIFT
                                         16
#define SIM SOPT5 UARTOODE WIDTH
                                          1
#define SIM SOPT5 UARTOODE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART0ODE SHIFT))&SIM SOPT5 UART0ODE MASK)
#define SIM SOPT5 UART1ODE MASK
                                          0x20000u
#define SIM SOPT5 UART1ODE SHIFT
                                         17
#define SIM SOPT5 UART1ODE WIDTH
                                          1
#define SIM SOPT5 UART1ODE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART1ODE SHIFT))&SIM SOPT5 UART1ODE MASK)
#define SIM SOPT5 UART2ODE MASK
                                          0x40000u
#define SIM SOPT5 UART2ODE SHIFT
                                         18
#define SIM SOPT5 UART2ODE WIDTH
#define SIM SOPT5 UART2ODE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART2ODE SHIFT))&SIM SOPT5 UART2ODE MASK)
/* SOPT7 Bit Fields */
#define SIM SOPT7 ADC0TRGSEL MASK
                                           0xFu
#define SIM SOPT7 ADC0TRGSEL SHIFT
                                          0
#define SIM SOPT7 ADC0TRGSEL WIDTH
                                           4
#define SIM SOPT7 ADC0TRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADC0TRGSEL SHIFT))&SIM SOPT7 ADC0TRGSEL MASK)
#define SIM SOPT7 ADC0PRETRGSEL MASK
                                             0x10u
```

```
#define SIM SOPT7 ADC0PRETRGSEL SHIFT
#define SIM SOPT7 ADC0PRETRGSEL WIDTH
                                               1
#define SIM SOPT7 ADC0PRETRGSEL(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT7 ADC0PRETRGSEL SHIFT))&SIM SOPT7 ADC0PRETRGSEL
MASK)
#define SIM SOPT7 ADC0ALTTRGEN MASK
                                              0x80u
#define SIM SOPT7 ADC0ALTTRGEN SHIFT
                                              7
                                               1
#define SIM SOPT7 ADC0ALTTRGEN WIDTH
#define SIM SOPT7 ADC0ALTTRGEN(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT7 ADC0ALTTRGEN SHIFT))&SIM SOPT7 ADC0ALTTRGEN M
ASK)
/* SDID Bit Fields */
#define SIM SDID PINID_MASK
                                       0xFu
#define SIM SDID PINID SHIFT
                                      0
#define SIM SDID PINID WIDTH
                                       4
#define SIM SDID PINID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID PINID SHIFT))&SIM SDID PINID MASK)
#define SIM SDID DIEID MASK
                                       0xF80u
                                      7
#define SIM SDID DIEID SHIFT
                                       5
#define SIM SDID DIEID WIDTH
#define SIM SDID DIEID(x)
(((uint32_t)(((uint32_t)(x)) << SIM_SDID_DIEID_SHIFT))&SIM_SDID_DIEID_MASK)
#define SIM SDID REVID MASK
                                       0xF000u
#define SIM SDID REVID SHIFT
                                       12
#define SIM SDID REVID WIDTH
                                        4
#define SIM SDID REVID(x)
(((uint32 t)(((uint32 t)(x))<<SIM SDID REVID SHIFT))&SIM SDID REVID MASK)
                                          0xF0000u
#define SIM SDID SRAMSIZE MASK
#define SIM SDID SRAMSIZE SHIFT
                                         16
#define SIM SDID SRAMSIZE WIDTH
                                          4
#define SIM SDID SRAMSIZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SRAMSIZE SHIFT))&SIM SDID SRAMSIZE MASK)
                                        0xF00000u
#define SIM SDID SERIESID MASK
#define SIM SDID SERIESID SHIFT
                                        20
#define SIM SDID SERIESID_WIDTH
                                         4
#define SIM SDID SERIESID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SERIESID SHIFT))&SIM SDID SERIESID MASK)
#define SIM SDID SUBFAMID MASK
                                          0xF000000u
#define SIM SDID SUBFAMID SHIFT
                                         24
#define SIM SDID SUBFAMID WIDTH
#define SIM SDID SUBFAMID(x)
(((uint32 t)(((uint32 t)(x))<<SIM SDID SUBFAMID SHIFT))&SIM_SDID_SUBFAMID_MASK)
#define SIM SDID FAMID MASK
                                        0xF0000000u
#define SIM SDID FAMID SHIFT
                                       28
#define SIM SDID FAMID WIDTH
                                        4
#define SIM SDID FAMID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID FAMID SHIFT))&SIM SDID FAMID MASK)
/* SCGC4 Bit Fields */
#define SIM SCGC4 I2C0 MASK
                                       0x40u
#define SIM SCGC4 I2C0 SHIFT
                                      6
#define SIM SCGC4 I2C0 WIDTH
                                       1
#define SIM SCGC4 I2C0(x)
```

```
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 I2C0 SHIFT))&SIM SCGC4 I2C0 MASK)
#define SIM SCGC4 I2C1 MASK
                                       0x80u
#define SIM SCGC4 I2C1 SHIFT
                                       7
#define SIM SCGC4 I2C1 WIDTH
                                        1
#define SIM SCGC4 I2C1(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC4 I2C1 SHIFT))&SIM SCGC4 I2C1 MASK)
#define SIM SCGC4 UART0 MASK
                                         0x400u
#define SIM SCGC4 UART0 SHIFT
                                         10
#define SIM SCGC4 UART0 WIDTH
                                          1
#define SIM SCGC4 UART0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UART0 SHIFT))&SIM SCGC4 UART0 MASK)
#define SIM SCGC4 UART1 MASK
                                         0x800u
#define SIM SCGC4 UART1_SHIFT
                                         11
#define SIM SCGC4 UART1 WIDTH
                                          1
#define SIM SCGC4 UART1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UART1 SHIFT))&SIM SCGC4 UART1 MASK)
#define SIM SCGC4 UART2 MASK
                                         0x1000u
#define SIM SCGC4 UART2 SHIFT
                                         12
#define SIM SCGC4 UART2 WIDTH
                                          1
#define SIM_SCGC4_UART2(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UART2 SHIFT))&SIM SCGC4 UART2 MASK)
#define SIM_SCGC4_USBOTG_MASK
                                          0x40000u
#define SIM SCGC4 USBOTG SHIFT
                                          18
#define SIM SCGC4_USBOTG_WIDTH
                                           1
#define SIM SCGC4 USBOTG(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 USBOTG SHIFT))&SIM SCGC4 USBOTG MASK)
#define SIM SCGC4 CMP MASK
                                        0x80000u
#define SIM SCGC4 CMP SHIFT
                                       19
#define SIM SCGC4 CMP WIDTH
                                        1
#define SIM SCGC4 CMP(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 CMP SHIFT))&SIM SCGC4 CMP MASK)
#define SIM SCGC4 SPI0 MASK
                                       0x400000u
#define SIM_SCGC4_SPI0_SHIFT
                                      22
#define SIM SCGC4 SPI0 WIDTH
                                        1
#define SIM SCGC4 SPI0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 SPI0 SHIFT))&SIM SCGC4 SPI0 MASK)
#define SIM SCGC4 SPI1 MASK
                                       0x800000u
#define SIM SCGC4 SPI1 SHIFT
                                      23
#define SIM SCGC4 SPI1 WIDTH
                                        1
#define SIM SCGC4 SPI1(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC4 SPI1 SHIFT))&SIM SCGC4 SPI1 MASK)
/* SCGC5 Bit Fields */
#define SIM SCGC5 LPTMR MASK
                                         0x1u
#define SIM SCGC5 LPTMR SHIFT
                                         0
#define SIM SCGC5 LPTMR WIDTH
                                          1
#define SIM SCGC5 LPTMR(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 LPTMR SHIFT))&SIM SCGC5 LPTMR MASK)
#define SIM SCGC5 TSI MASK
                                       0x20u
#define SIM SCGC5 TSI SHIFT
                                      5
#define SIM SCGC5 TSI WIDTH
                                       1
#define SIM SCGC5 TSI(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 TSI SHIFT))&SIM SCGC5 TSI MASK)
```

```
#define SIM SCGC5 PORTA MASK
                                         0x200u
#define SIM SCGC5 PORTA SHIFT
#define SIM SCGC5 PORTA WIDTH
                                         1
#define SIM SCGC5 PORTA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTA SHIFT))&SIM SCGC5 PORTA MASK)
#define SIM SCGC5 PORTB MASK
                                         0x400u
#define SIM SCGC5 PORTB SHIFT
                                        10
#define SIM SCGC5 PORTB WIDTH
                                         1
#define SIM SCGC5 PORTB(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTB SHIFT))&SIM SCGC5 PORTB MASK)
#define SIM SCGC5 PORTC MASK
                                        0x800u
#define SIM SCGC5 PORTC SHIFT
                                        11
#define SIM SCGC5 PORTC WIDTH
                                         1
#define SIM SCGC5 PORTC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTC SHIFT))&SIM SCGC5 PORTC MASK)
#define SIM SCGC5 PORTD MASK
                                         0x1000u
#define SIM SCGC5 PORTD SHIFT
                                        12
#define SIM SCGC5 PORTD WIDTH
                                         1
#define SIM SCGC5 PORTD(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTD SHIFT))&SIM SCGC5 PORTD MASK)
#define SIM SCGC5 PORTE MASK
                                        0x2000u
#define SIM SCGC5 PORTE SHIFT
                                        13
#define SIM SCGC5 PORTE WIDTH
                                         1
#define SIM SCGC5 PORTE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC5 PORTE SHIFT))&SIM SCGC5 PORTE MASK)
/* SCGC6 Bit Fields */
#define SIM SCGC6 FTF MASK
                                       0x1u
#define SIM SCGC6 FTF SHIFT
                                      0
#define SIM SCGC6 FTF WIDTH
                                       1
#define SIM SCGC6 FTF(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 FTF SHIFT))&SIM SCGC6 FTF MASK)
#define SIM SCGC6 DMAMUX MASK
                                           0x2u
#define SIM SCGC6 DMAMUX SHIFT
                                          1
#define SIM SCGC6 DMAMUX WIDTH
                                           1
#define SIM SCGC6 DMAMUX(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 DMAMUX SHIFT))&SIM SCGC6 DMAMUX MASK)
#define SIM SCGC6 PIT MASK
                                      0x800000u
#define SIM SCGC6 PIT SHIFT
                                      23
#define SIM SCGC6 PIT WIDTH
                                       1
#define SIM SCGC6 PIT(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 PIT SHIFT))&SIM SCGC6 PIT MASK)
#define SIM SCGC6 TPM0 MASK
                                        0x1000000u
#define SIM SCGC6 TPM0 SHIFT
                                       24
#define SIM SCGC6 TPM0 WIDTH
                                        1
#define SIM SCGC6 TPM0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM0 SHIFT))&SIM SCGC6 TPM0 MASK)
#define SIM SCGC6 TPM1 MASK
                                        0x2000000u
#define SIM SCGC6 TPM1 SHIFT
                                       25
#define SIM SCGC6 TPM1 WIDTH
                                        1
#define SIM SCGC6 TPM1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM1 SHIFT))&SIM SCGC6 TPM1 MASK)
#define SIM SCGC6 TPM2 MASK
                                        0x4000000u
```

```
#define SIM SCGC6 TPM2 SHIFT
                                       26
#define SIM SCGC6 TPM2 WIDTH
#define SIM SCGC6 TPM2(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM2 SHIFT))&SIM SCGC6 TPM2 MASK)
#define SIM_SCGC6 ADC0 MASK
                                        0x8000000u
#define SIM SCGC6 ADC0 SHIFT
                                       27
#define SIM SCGC6 ADC0 WIDTH
                                        1
#define SIM SCGC6 ADC0(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC6 ADC0 SHIFT))&SIM SCGC6 ADC0 MASK)
#define SIM SCGC6 RTC MASK
                                       0x20000000u
#define SIM SCGC6 RTC SHIFT
                                      29
#define SIM SCGC6 RTC WIDTH
                                        1
#define SIM SCGC6 RTC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 RTC SHIFT))&SIM SCGC6 RTC MASK)
#define SIM SCGC6 DAC0 MASK
                                        0x80000000u
#define SIM SCGC6 DAC0 SHIFT
                                       31
#define SIM SCGC6 DAC0 WIDTH
                                        1
#define SIM SCGC6 DAC0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 DAC0 SHIFT))&SIM SCGC6 DAC0 MASK)
/* SCGC7 Bit Fields */
#define SIM SCGC7 DMA MASK
                                        0x100u
#define SIM SCGC7 DMA SHIFT
                                       8
#define SIM SCGC7 DMA WIDTH
                                        1
#define SIM SCGC7_DMA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC7 DMA SHIFT))&SIM SCGC7 DMA MASK)
/* CLKDIV1 Bit Fields */
#define SIM CLKDIV1 OUTDIV4 MASK
                                           0x70000u
#define SIM CLKDIV1 OUTDIV4 SHIFT
                                          16
#define SIM CLKDIV1 OUTDIV4 WIDTH
                                           3
#define SIM CLKDIV1 OUTDIV4(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV4 SHIFT))&SIM CLKDIV1 OUTDIV4 MASK)
#define SIM CLKDIV1 OUTDIV1 MASK
                                           0xF0000000u
#define SIM CLKDIV1 OUTDIV1 SHIFT
                                          28
#define SIM CLKDIV1 OUTDIV1 WIDTH
                                           4
#define SIM CLKDIV1 OUTDIV1(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV1 SHIFT))&SIM CLKDIV1 OUTDIV1 MASK)
/* FCFG1 Bit Fields */
#define SIM FCFG1 FLASHDIS MASK
                                          0x1u
#define SIM FCFG1 FLASHDIS SHIFT
                                         0
#define SIM FCFG1 FLASHDIS WIDTH
#define SIM FCFG1 FLASHDIS(x)
(((uint32 t)(((uint32 t)(x))<<SIM FCFG1 FLASHDIS SHIFT))&SIM_FCFG1_FLASHDIS_MASK)
#define SIM FCFG1 FLASHDOZE MASK
                                           0x2u
#define SIM FCFG1 FLASHDOZE SHIFT
                                           1
#define SIM FCFG1 FLASHDOZE WIDTH
                                            1
#define SIM FCFG1 FLASHDOZE(x)
(((uint32 t)(((uint32 t)(x))<<SIM FCFG1 FLASHDOZE SHIFT))&SIM_FCFG1_FLASHDOZE_MASK)
#define SIM FCFG1 PFSIZE MASK
                                        0xF000000u
#define SIM FCFG1 PFSIZE SHIFT
                                       24
#define SIM FCFG1 PFSIZE WIDTH
                                        4
#define SIM FCFG1 PFSIZE(x)
(((uint32 t)(((uint32 t)(x))<<SIM FCFG1 PFSIZE SHIFT))&SIM FCFG1 PFSIZE MASK)
```

```
/* FCFG2 Bit Fields */
#define SIM FCFG2 MAXADDR0 MASK
                                            0x7F000000u
#define SIM FCFG2 MAXADDR0 SHIFT
                                           24
#define SIM FCFG2 MAXADDR0 WIDTH
                                            7
#define SIM FCFG2 MAXADDR0(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG2 MAXADDR0 SHIFT))&SIM FCFG2 MAXADDR0 MASK)
/* UIDMH Bit Fields */
#define SIM UIDMH UID MASK
                                       0xFFFFu
#define SIM UIDMH UID SHIFT
                                       0
#define SIM UIDMH UID WIDTH
                                        16
#define SIM UIDMH UID(x)
(((uint32 t)(((uint32 t)(x))<<SIM UIDMH UID SHIFT))&SIM UIDMH UID MASK)
/* UIDML Bit Fields */
#define SIM UIDML UID MASK
                                       0xFFFFFFFu
#define SIM UIDML UID SHIFT
                                       0
#define SIM UIDML UID WIDTH
                                        32
#define SIM UIDML UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDML UID SHIFT))&SIM UIDML UID MASK)
/* UIDL Bit Fields */
#define SIM UIDL UID MASK
                                      0xFFFFFFFu
#define SIM UIDL UID SHIFT
                                     0
#define SIM UIDL UID WIDTH
                                      32
#define SIM UIDL UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDL UID SHIFT))&SIM UIDL UID MASK)
/* COPC Bit Fields */
#define SIM COPC COPW MASK
                                        0x1u
#define SIM COPC COPW_SHIFT
                                       0
#define SIM COPC COPW WIDTH
                                         1
#define SIM COPC COPW(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPW SHIFT))&SIM COPC COPW MASK)
#define SIM COPC COPCLKS MASK
                                          0x2u
#define SIM COPC COPCLKS SHIFT
                                         1
#define SIM COPC COPCLKS WIDTH
                                          1
#define SIM COPC COPCLKS(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPCLKS SHIFT))&SIM COPC COPCLKS MASK)
#define SIM COPC COPT MASK
                                       0xCu
#define SIM COPC COPT SHIFT
                                       2
#define SIM COPC COPT WIDTH
                                        2
#define SIM COPC COPT(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPT SHIFT))&SIM COPC COPT MASK)
/* SRVCOP Bit Fields */
#define SIM SRVCOP SRVCOP MASK
                                           0xFFu
#define SIM SRVCOP SRVCOP SHIFT
                                          0
#define SIM SRVCOP SRVCOP WIDTH
                                           8
#define SIM SRVCOP SRVCOP(x)
(((uint32 t)(((uint32 t)(x)) << SIM SRVCOP SRVCOP SHIFT))&SIM SRVCOP SRVCOP MASK)
/*!
*//* end of group SIM Register Masks */
```

```
/* SIM - Peripheral instance base addresses */
/** Peripheral SIM base address */
#define SIM BASE
                                (0x40047000u)
/** Peripheral SIM base pointer */
#define SIM
                            ((SIM Type *)SIM BASE)
#define SIM BASE PTR
                                  (SIM)
/** Array initializer of SIM peripheral base addresses */
#define SIM BASE ADDRS
                                    { SIM BASE }
/** Array initializer of SIM peripheral base pointers */
#define SIM BASE PTRS
                                   { SIM }
/* ______
 -- SIM - Register accessor macros
 */
/*!
* @addtogroup SIM Register Accessor Macros SIM - Register accessor macros
*/
/* SIM - Register instance definitions */
/* SIM */
#define SIM SOPT1
                                SIM SOPT1 REG(SIM)
#define SIM SOPT1CFG
                                  SIM SOPT1CFG REG(SIM)
#define SIM SOPT2
                                SIM SOPT2 REG(SIM)
#define SIM SOPT4
                                SIM SOPT4 REG(SIM)
#define SIM SOPT5
                                SIM SOPT5 REG(SIM)
#define SIM SOPT7
                                SIM SOPT7 REG(SIM)
#define SIM SDID
                               SIM SDID REG(SIM)
#define SIM SCGC4
                                SIM SCGC4 REG(SIM)
#define SIM SCGC5
                                SIM SCGC5 REG(SIM)
#define SIM SCGC6
                                SIM SCGC6 REG(SIM)
#define SIM SCGC7
                                SIM SCGC7 REG(SIM)
#define SIM CLKDIV1
                                  SIM CLKDIV1 REG(SIM)
#define SIM FCFG1
                                SIM FCFG1 REG(SIM)
#define SIM FCFG2
                                SIM FCFG2 REG(SIM)
#define SIM UIDMH
                                 SIM UIDMH REG(SIM)
#define SIM UIDML
                                 SIM UIDML REG(SIM)
#define SIM UIDL
                               SIM UIDL REG(SIM)
#define SIM COPC
                                SIM COPC REG(SIM)
#define SIM SRVCOP
                                 SIM SRVCOP REG(SIM)
/*!
* (a)}
*//* end of group SIM Register Accessor Macros */
/*!
* (a)}
*//* end of group SIM Peripheral Access Layer */
```

```
_____
 -- SMC Peripheral Access Layer
 */
/*!
* @addtogroup SMC Peripheral Access Layer SMC Peripheral Access Layer
* @{
*/
/** SMC - Register Layout Typedef */
typedef struct {
__IO uint8_t PMPROT;
                             /**< Power Mode Protection register, offset: 0x0 */
                            /**< Power Mode Control register, offset: 0x1 */
  IO uint8 t PMCTRL;
                             /**< Stop Control Register, offset: 0x2 */
  IO uint8 t STOPCTRL;
                            /**< Power Mode Status register, offset: 0x3 */
  I uint8 t PMSTAT;
} SMC Type, *SMC MemMapPtr;
/* ______
 -- SMC - Register accessor macros
 */
* @addtogroup SMC Register Accessor Macros SMC - Register accessor macros
* @{
*/
/* SMC - Register accessors */
#define SMC PMPROT REG(base)
                                 ((base)->PMPROT)
#define SMC PMCTRL REG(base)
                                 ((base)->PMCTRL)
#define SMC_STOPCTRL REG(base)
                                 ((base)->STOPCTRL)
                                 ((base)->PMSTAT)
#define SMC PMSTAT REG(base)
/*!
*//* end of group SMC Register Accessor Macros */
/* _____
 -- SMC Register Masks
 */
/*!
* @addtogroup SMC Register Masks SMC Register Masks
* @{
*/
/* PMPROT Bit Fields */
#define SMC PMPROT AVLLS MASK
                                     0x2u
#define SMC PMPROT AVLLS SHIFT
                                    1
#define SMC PMPROT AVLLS WIDTH
                                     1
```

```
#define SMC PMPROT AVLLS(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMPROT AVLLS SHIFT))&SMC PMPROT AVLLS MASK)
#define SMC PMPROT ALLS MASK
                                        0x8u
#define SMC PMPROT ALLS SHIFT
                                       3
#define SMC PMPROT ALLS WIDTH
                                        1
#define SMC PMPROT ALLS(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMPROT ALLS SHIFT))&SMC PMPROT ALLS MASK)
#define SMC PMPROT AVLP MASK
                                        0x20u
#define SMC PMPROT AVLP SHIFT
                                        5
#define SMC PMPROT AVLP WIDTH
                                         1
#define SMC PMPROT AVLP(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMPROT AVLP SHIFT))&SMC PMPROT AVLP MASK)
/* PMCTRL Bit Fields */
#define SMC PMCTRL STOPM MASK
                                         0x7u
#define SMC PMCTRL STOPM SHIFT
                                        0
#define SMC PMCTRL STOPM WIDTH
                                          3
#define SMC PMCTRL STOPM(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL STOPM SHIFT))&SMC PMCTRL STOPM MASK)
#define SMC PMCTRL STOPA MASK
                                         0x8u
#define SMC_PMCTRL_STOPA_SHIFT
                                        3
#define SMC PMCTRL STOPA WIDTH
                                         1
#define SMC PMCTRL STOPA(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL STOPA SHIFT))&SMC PMCTRL STOPA MASK)
#define SMC PMCTRL RUNM MASK
                                         0x60u
#define SMC PMCTRL RUNM SHIFT
                                        5
#define SMC PMCTRL RUNM WIDTH
                                         2
#define SMC PMCTRL RUNM(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL RUNM SHIFT))&SMC PMCTRL RUNM MASK)
/* STOPCTRL Bit Fields */
#define SMC STOPCTRL VLLSM MASK
                                          0x7u
#define SMC STOPCTRL VLLSM SHIFT
                                          0
#define SMC STOPCTRL VLLSM WIDTH
                                           3
#define SMC STOPCTRL VLLSM(x)
(((uint8 t)(((uint8 t)(x)) << SMC STOPCTRL VLLSM SHIFT))&SMC STOPCTRL VLLSM MASK)
#define SMC STOPCTRL PORPO MASK
                                          0x20u
                                         5
#define SMC STOPCTRL PORPO SHIFT
#define SMC STOPCTRL PORPO WIDTH
                                          1
#define SMC STOPCTRL PORPO(x)
(((uint8 t)(((uint8 t)(x)) << SMC STOPCTRL PORPO SHIFT))&SMC STOPCTRL PORPO MASK)
#define SMC STOPCTRL PSTOPO MASK
                                          0xC0u
#define SMC STOPCTRL PSTOPO SHIFT
                                          6
#define SMC STOPCTRL PSTOPO WIDTH
                                           2
#define SMC STOPCTRL PSTOPO(x)
(((uint8 t)(((uint8 t)(x)) << SMC STOPCTRL PSTOPO SHIFT))&SMC STOPCTRL PSTOPO MASK)
/* PMSTAT Bit Fields */
                                          0x7Fu
#define SMC PMSTAT PMSTAT MASK
#define SMC PMSTAT PMSTAT SHIFT
                                         0
#define SMC PMSTAT PMSTAT WIDTH
                                          7
#define SMC PMSTAT PMSTAT(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMSTAT PMSTAT SHIFT))&SMC PMSTAT PMSTAT MASK)
```

```
*//* end of group SMC Register Masks */
/* SMC - Peripheral instance base addresses */
/** Peripheral SMC base address */
#define SMC BASE
                              (0x4007E000u)
/** Peripheral SMC base pointer */
#define SMC
                           ((SMC Type *)SMC BASE)
#define SMC BASE PTR
                                (SMC)
/** Array initializer of SMC peripheral base addresses */
#define SMC_BASE_ADDRS
                                  { SMC BASE }
/** Array initializer of SMC peripheral base pointers */
#define SMC BASE PTRS
                                 { SMC }
/* _____
 -- SMC - Register accessor macros
 */
* @addtogroup SMC Register Accessor Macros SMC - Register accessor macros
* @{
*/
/* SMC - Register instance definitions */
/* SMC */
#define SMC_PMPROT
                                SMC PMPROT REG(SMC)
#define SMC PMCTRL
                                SMC PMCTRL REG(SMC)
#define SMC STOPCTRL
                                SMC STOPCTRL REG(SMC)
#define SMC PMSTAT
                               SMC PMSTAT REG(SMC)
/*!
* (a)}
*//* end of group SMC Register Accessor Macros */
/*!
*//* end of group SMC Peripheral Access Layer */
/* _____
 -- SPI Peripheral Access Layer
 */
/*!
* @addtogroup SPI Peripheral Access Layer SPI Peripheral Access Layer
* @{
*/
/** SPI - Register Layout Typedef */
```

* (a)}

```
typedef struct {
                              /** < SPI control register 1, offset: 0x0 */
 IO uint8 t C1;
                              /** < SPI control register 2, offset: 0x1 */
  IO uint8 t C2;
                              /** < SPI baud rate register, offset: 0x2 */
  IO uint8 tBR;
  IO uint8 tS;
                              /** SPI status register, offset: 0x3 */
   uint8 t RESERVED_0[1];
                              /** < SPI data register, offset: 0x5 */
  IO uint8 t D;
   uint8 t RESERVED 1[1];
  IO uint8 t M;
                              /** < SPI match register, offset: 0x7 */
} SPI Type, *SPI MemMapPtr;
/* ______
 -- SPI - Register accessor macros
 */
/*!
* @addtogroup SPI Register Accessor Macros SPI - Register accessor macros
*/
/* SPI - Register accessors */
#define SPI C1 REG(base)
                                  ((base)->C1)
#define SPI_C2_REG(base)
                                  ((base)->C2)
#define SPI BR REG(base)
                                  ((base)->BR)
#define SPI_S_REG(base)
                                 ((base)->S)
#define SPI D REG(base)
                                  ((base)->D)
#define SPI M REG(base)
                                  ((base)->M)
/*!
* (a)}
*//* end of group SPI Register Accessor Macros */
 -----
 -- SPI Register Masks
 */
* @addtogroup SPI Register Masks SPI Register Masks
* @{
*/
/* C1 Bit Fields */
#define SPI C1 LSBFE MASK
                                     0x1u
#define SPI C1 LSBFE SHIFT
                                     0
#define SPI C1 LSBFE WIDTH
                                      1
#define SPI C1 LSBFE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 LSBFE SHIFT))&SPI C1 LSBFE MASK)
#define SPI_C1_SSOE_MASK
                                     0x2u
#define SPI C1 SSOE SHIFT
                                    1
#define SPI C1 SSOE WIDTH
                                     1
```

```
#define SPI C1 SSOE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SSOE SHIFT))&SPI C1 SSOE MASK)
#define SPI C1 CPHA MASK
#define SPI C1 CPHA SHIFT
                                       2
#define SPI C1 CPHA WIDTH
                                        1
#define SPI C1 CPHA(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 CPHA SHIFT))&SPI C1 CPHA MASK)
#define SPI C1 CPOL MASK
                                       0x8u
#define SPI C1 CPOL SHIFT
                                       3
#define SPI C1 CPOL WIDTH
                                        1
#define SPI C1 CPOL(x)
(((uint8 t)(((uint8 t)(x))<<SPI C1 CPOL SHIFT))&SPI C1 CPOL MASK)
#define SPI C1 MSTR MASK
                                        0x10u
#define SPI C1 MSTR SHIFT
                                       4
#define SPI C1 MSTR WIDTH
                                        1
#define SPI C1 MSTR(x)
(((uint8 t)(((uint8 t)(x)) \le SPI C1 MSTR SHIFT)) \& SPI C1 MSTR MASK)
#define SPI C1 SPTIE MASK
                                       0x20u
#define SPI C1 SPTIE SHIFT
                                      5
#define SPI C1 SPTIE WIDTH
                                       1
#define SPI C1 SPTIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPTIE SHIFT))&SPI C1 SPTIE MASK)
#define SPI C1 SPE MASK
                                      0x40u
#define SPI C1 SPE SHIFT
                                     6
#define SPI C1 SPE WIDTH
                                       1
#define SPI C1 SPE(x)
(((uint8 t)(((uint8 t)(x)) \le SPI C1 SPE SHIFT)) \& SPI C1 SPE MASK)
#define SPI C1 SPIE MASK
                                      0x80u
#define SPI C1 SPIE SHIFT
                                      7
#define SPI C1 SPIE WIDTH
                                       1
#define SPI C1 SPIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPIE SHIFT))&SPI C1 SPIE MASK)
/* C2 Bit Fields */
#define SPI C2 SPC0 MASK
                                       0x1u
#define SPI C2 SPC0 SHIFT
                                      0
#define SPI C2 SPC0 WIDTH
                                       1
#define SPI C2 SPC0(x)
(((uint8 t)(((uint8 t)(x)) \le SPI C2 SPC0 SHIFT)) \& SPI C2 SPC0 MASK)
#define SPI C2 SPISWAI MASK
                                         0x2u
#define SPI C2 SPISWAI SHIFT
                                        1
#define SPI C2 SPISWAI WIDTH
                                         1
#define SPI C2 SPISWAI(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPISWAI SHIFT))&SPI C2 SPISWAI MASK)
#define SPI C2 RXDMAE MASK
                                          0x4u
#define SPI C2 RXDMAE SHIFT
                                         2
#define SPI C2 RXDMAE WIDTH
                                           1
#define SPI C2 RXDMAE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 RXDMAE SHIFT))&SPI C2 RXDMAE MASK)
#define SPI C2 BIDIROE MASK
                                         0x8u
#define SPI C2 BIDIROE SHIFT
                                        3
#define SPI C2 BIDIROE WIDTH
                                          1
#define SPI C2 BIDIROE(x)
```

```
(((uint8 t)(((uint8 t)(x)) << SPI C2 BIDIROE SHIFT))&SPI C2 BIDIROE MASK)
#define SPI C2 MODFEN MASK
                                         0x10u
#define SPI C2 MODFEN SHIFT
                                         4
#define SPI C2 MODFEN WIDTH
                                          1
#define SPI C2 MODFEN(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 MODFEN SHIFT))&SPI C2 MODFEN MASK)
#define SPI C2 TXDMAE MASK
                                         0x20u
#define SPI C2 TXDMAE SHIFT
                                         5
#define SPI C2 TXDMAE WIDTH
#define SPI C2 TXDMAE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 TXDMAE SHIFT))&SPI C2 TXDMAE MASK)
#define SPI C2 SPMIE MASK
                                       0x80u
#define SPI C2 SPMIE SHIFT
                                       7
#define SPI C2 SPMIE WIDTH
                                        1
#define SPI C2 SPMIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPMIE SHIFT))&SPI C2 SPMIE MASK)
/* BR Bit Fields */
#define SPI BR SPR MASK
                                      0xFu
#define SPI BR SPR SHIFT
                                     0
#define SPI BR SPR WIDTH
                                       4
#define SPI BR SPR(x)
(((uint8 t)(((uint8 t)(x))<<SPI BR SPR SHIFT))&SPI BR SPR MASK)
#define SPI BR SPPR MASK
                                       0x70u
#define SPI BR SPPR SHIFT
                                      4
#define SPI BR SPPR WIDTH
                                       3
#define SPI BR SPPR(x)
(((uint8 t)(((uint8 t)(x)) << SPI BR SPPR SHIFT))&SPI BR SPPR MASK)
/* S Bit Fields */
#define SPI S MODF MASK
                                       0x10u
#define SPI S MODF SHIFT
                                      4
#define SPI S MODF WIDTH
#define SPI S MODF(x)
(((uint8 t)(((uint8 t)(x)) << SPI S MODF SHIFT))&SPI S MODF MASK)
#define SPI S SPTEF MASK
                                      0x20u
#define SPI S SPTEF SHIFT
                                      5
#define SPI S SPTEF WIDTH
                                       1
#define SPI S SPTEF(x)
(((uint8 t)(((uint8 t)(x)) << SPI S SPTEF SHIFT))&SPI S SPTEF MASK)
#define SPI_S_SPMF_MASK
                                      0x40u
#define SPI S SPMF SHIFT
                                      6
#define SPI S SPMF WIDTH
                                       1
#define SPI S SPMF(x)
(((uint8 t)(((uint8 t)(x)) \le SPI S SPMF SHIFT)) \& SPI S SPMF MASK)
#define SPI S SPRF MASK
                                      0x80u
#define SPI S SPRF SHIFT
                                     7
#define SPI S SPRF WIDTH
                                      1
#define SPI S SPRF(x)
(((uint8 t)(((uint8 t)(x)) << SPI S SPRF SHIFT))&SPI S SPRF MASK)
/* D Bit Fields */
#define SPI D Bits MASK
                                     0xFFu
#define SPI D Bits SHIFT
                                    0
#define SPI D Bits WIDTH
                                     8
```

```
#define SPI D Bits(x)
                                  (((uint8 t)(((uint8 t)(x)) \le SPI D Bits SHIFT)) \& SPI D Bits MASK)
/* M Bit Fields */
#define SPI M Bits MASK
                                      0xFFu
#define SPI M Bits SHIFT
                                      0
#define SPI M Bits WIDTH
                                       8
#define SPI M Bits(x)
                                   (((uint8\ t)(((uint8\ t)(x)) << SPI\ M\ Bits\ SHIFT)) \& SPI\ M\ Bits\ MASK)
/*!
* (a)}
*//* end of group SPI Register Masks */
/* SPI - Peripheral instance base addresses */
/** Peripheral SPI0 base address */
#define SPIO BASE
                                   (0x40076000u)
/** Peripheral SPI0 base pointer */
#define SPI0
                               ((SPI Type *)SPI0 BASE)
#define SPIO BASE PTR
                                     (SPI0)
/** Peripheral SPI1 base address */
#define SPI1 BASE
                                   (0x40077000u)
/** Peripheral SPI1 base pointer */
#define SPI1
                               ((SPI Type *)SPI1 BASE)
#define SPI1 BASE PTR
                                     (SPI1)
/** Array initializer of SPI peripheral base addresses */
#define SPI BASE ADDRS
                                       { SPIO BASE, SPI1 BASE }
/** Array initializer of SPI peripheral base pointers */
#define SPI BASE PTRS
                                     { SPI0, SPI1 }
/* ______
 -- SPI - Register accessor macros
 ------*/
* @addtogroup SPI Register Accessor Macros SPI - Register accessor macros
* @{
*/
/* SPI - Register instance definitions */
/* SPIO */
#define SPI0 C1
                                 SPI C1 REG(SPI0)
                                 SPI C2 REG(SPI0)
#define SPI0 C2
#define SPIO BR
                                 SPI BR REG(SPI0)
#define SPIO S
                                SPI S REG(SPI0)
#define SPI0 D
                                SPI D REG(SPI0)
#define SPI0 M
                                SPI M REG(SPI0)
/* SPI1 */
#define SPI1 C1
                                SPI C1 REG(SPI1)
#define SPI1 C2
                                 SPI C2 REG(SPI1)
#define SPI1 BR
                                 SPI BR REG(SPI1)
#define SPI1 S
                                SPI S REG(SPI1)
```

SPI D REG(SPI1)

#define SPI1 D

```
#define SPI1 M
                               SPI M REG(SPI1)
/*!
* (a)}
*//* end of group SPI Register Accessor Macros */
/*!
* (a)}
*//* end of group SPI Peripheral Access Layer */
/* ______
 -- TPM Peripheral Access Layer
 */
* @addtogroup TPM Peripheral Access Layer TPM Peripheral Access Layer
* @{
*/
/** TPM - Register Layout Typedef */
typedef struct {
 __IO uint32_t SC;
                                /**< Status and Control, offset: 0x0 */
                                 /**< Counter, offset: 0x4 */
  IO uint32 t CNT;
                                 /**< Modulo, offset: 0x8 */
 IO uint32 t MOD;
                           /* offset: 0xC, array step: 0x8 */
struct {
   _IO uint32_t CnSC;
                                  /**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8
                                  /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
   IO uint32 t CnV;
 } CONTROLS[6];
   uint8 t RESERVED_0[20];
  IO uint32 t STATUS;
                                   /** < Capture and Compare Status, offset: 0x50 */
   uint8 t RESERVED 1[48];
  IO uint32 t CONF;
                                  /**< Configuration, offset: 0x84 */
} TPM Type, *TPM MemMapPtr;
  _____
 -- TPM - Register accessor macros
* @addtogroup TPM Register Accessor Macros TPM - Register accessor macros
* @{
*/
/* TPM - Register accessors */
#define TPM SC REG(base)
                                     ((base)->SC)
#define TPM CNT REG(base)
                                      ((base)->CNT)
#define TPM MOD REG(base)
                                      ((base)->MOD)
#define TPM CnSC REG(base,index)
                                        ((base)->CONTROLS[index].CnSC)
```

```
#define TPM CnSC COUNT
                                    6
#define TPM CnV REG(base,index)
                                      ((base)->CONTROLS[index].CnV)
#define TPM CnV COUNT
#define TPM STATUS REG(base)
                                      ((base)->STATUS)
#define TPM CONF_REG(base)
                                     ((base)->CONF)
/*!
* @}
*//* end of group TPM Register Accessor Macros */
  _____
 -- TPM Register Masks
/*!
* @addtogroup TPM Register Masks TPM Register Masks
*/
/* SC Bit Fields */
#define TPM SC PS MASK
                                    0x7u
#define TPM SC PS SHIFT
                                   0
#define TPM SC PS WIDTH
                                    3
#define TPM SC PS(x)
(((uint32 t)(((uint32 t)(x)) \le TPM SC PS SHIFT)) \& TPM SC PS MASK)
#define TPM SC CMOD MASK
                                       0x18u
                                      3
#define TPM SC CMOD SHIFT
#define TPM SC CMOD WIDTH
                                       2
#define TPM SC CMOD(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC CMOD SHIFT))&TPM SC CMOD MASK)
#define TPM SC CPWMS MASK
                                       0x20u
                                       5
#define TPM SC CPWMS SHIFT
#define TPM SC CPWMS WIDTH
                                        1
#define TPM SC CPWMS(x)
(((uint32 t)(((uint32 t)(x)) << TPM SC CPWMS SHIFT))&TPM SC CPWMS MASK)
#define TPM SC TOIE MASK
                                     0x40u
#define TPM SC TOIE SHIFT
                                     6
#define TPM_SC_TOIE_WIDTH
                                      1
#define TPM SC TOIE(x)
(((uint32_t)(((uint32_t)(x))<<TPM_SC_TOIE_SHIFT))&TPM_SC_TOIE_MASK)
#define TPM SC TOF MASK
                                     0x80u
#define TPM SC TOF SHIFT
                                    7
#define TPM SC TOF WIDTH
                                      1
#define TPM SC TOF(x)
(((uint32 t)(((uint32 t)(x)) << TPM SC TOF SHIFT))&TPM SC TOF MASK)
#define TPM SC DMA MASK
                                      0x100u
#define TPM SC DMA SHIFT
                                     8
#define TPM SC DMA WIDTH
                                      1
#define TPM SC DMA(x)
(((uint32 t)(((uint32 t)(x)) << TPM SC DMA SHIFT))&TPM SC DMA MASK)
/* CNT Bit Fields */
```

```
#define TPM CNT COUNT MASK
                                        0xFFFFu
#define TPM CNT COUNT SHIFT
#define TPM CNT COUNT WIDTH
                                        16
#define TPM CNT COUNT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CNT COUNT SHIFT))&TPM CNT COUNT MASK)
/* MOD Bit Fields */
#define TPM MOD MOD MASK
                                       0xFFFFu
#define TPM MOD MOD SHIFT
                                       0
#define TPM MOD MOD_WIDTH
                                        16
#define TPM MOD MOD(x)
(((uint32 t)(((uint32 t)(x))<<TPM MOD MOD SHIFT))&TPM MOD MOD MASK)
/* CnSC Bit Fields */
#define TPM CnSC DMA MASK
                                       0x1u
#define TPM CnSC DMA SHIFT
                                      0
#define TPM CnSC DMA WIDTH
                                       1
#define TPM CnSC DMA(x)
(((uint32 t)(((uint32 t)(x)) << TPM CnSC DMA SHIFT))&TPM CnSC DMA MASK)
#define TPM CnSC ELSA MASK
                                       0x4u
#define TPM CnSC ELSA_SHIFT
                                      2
#define TPM_CnSC_ELSA_WIDTH
                                       1
#define TPM CnSC ELSA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC ELSA SHIFT))&TPM CnSC ELSA MASK)
#define TPM CnSC ELSB MASK
                                       0x8u
#define TPM CnSC ELSB SHIFT
                                      3
#define TPM CnSC ELSB WIDTH
                                       1
#define TPM CnSC ELSB(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC ELSB SHIFT))&TPM CnSC ELSB MASK)
#define TPM CnSC MSA MASK
                                       0x10u
#define TPM CnSC MSA SHIFT
                                      4
#define TPM CnSC MSA WIDTH
#define TPM CnSC MSA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC MSA SHIFT))&TPM CnSC MSA MASK)
#define TPM CnSC MSB MASK
                                       0x20u
#define TPM CnSC MSB SHIFT
                                      5
#define TPM CnSC MSB WIDTH
                                       1
#define TPM CnSC MSB(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC MSB SHIFT))&TPM CnSC MSB MASK)
#define TPM CnSC CHIE MASK
                                       0x40u
#define TPM CnSC CHIE SHIFT
                                      6
#define TPM CnSC CHIE WIDTH
#define TPM CnSC CHIE(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC CHIE SHIFT))&TPM CnSC CHIE MASK)
#define TPM CnSC CHF MASK
                                      0x80u
                                      7
#define TPM CnSC CHF SHIFT
#define TPM CnSC CHF WIDTH
                                       1
#define TPM CnSC\ CHF(x)
(((uint32 t)(((uint32 t)(x)) << TPM CnSC CHF SHIFT))&TPM CnSC CHF MASK)
/* CnV Bit Fields */
#define TPM CnV VAL MASK
                                      0xFFFFu
#define TPM CnV VAL SHIFT
                                     0
#define TPM CnV VAL WIDTH
                                      16
#define TPM CnV VAL(x)
```

```
(((uint32 t)(((uint32 t)(x)) << TPM CnV VAL SHIFT))&TPM CnV VAL MASK)
/* STATUS Bit Fields */
#define TPM STATUS CH0F MASK
                                        0x1u
#define TPM STATUS CH0F SHIFT
                                       0
#define TPM STATUS_CH0F_WIDTH
                                        1
#define TPM STATUS CH0F(x)
(((uint32_t)(((uint32_t)(x))<<TPM_STATUS_CH0F_SHIFT))&TPM_STATUS_CH0F_MASK)
#define TPM STATUS CH1F MASK
                                        0x2u
#define TPM STATUS_CH1F_SHIFT
                                       1
#define TPM STATUS CH1F WIDTH
                                        1
#define TPM STATUS CH1F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH1F SHIFT))&TPM STATUS CH1F MASK)
#define TPM STATUS CH2F MASK
                                        0x4u
                                       2
#define TPM STATUS CH2F SHIFT
#define TPM STATUS CH2F WIDTH
                                        1
#define TPM STATUS CH2F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH2F SHIFT))&TPM STATUS CH2F MASK)
#define TPM STATUS CH3F MASK
                                        0x8u
#define TPM STATUS CH3F SHIFT
                                       3
#define TPM_STATUS_CH3F_WIDTH
                                        1
#define TPM STATUS CH3F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH3F SHIFT))&TPM STATUS CH3F MASK)
#define TPM STATUS CH4F MASK
                                        0x10u
#define TPM STATUS CH4F_SHIFT
                                       4
#define TPM STATUS CH4F WIDTH
                                        1
#define TPM STATUS CH4F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH4F SHIFT))&TPM STATUS CH4F MASK)
#define TPM STATUS CH5F MASK
                                        0x20u
#define TPM STATUS CH5F_SHIFT
                                       5
#define TPM STATUS CH5F WIDTH
                                        1
#define TPM STATUS CH5F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH5F SHIFT))&TPM STATUS CH5F MASK)
#define TPM STATUS TOF MASK
                                       0x100u
#define TPM STATUS TOF SHIFT
                                       8
#define TPM STATUS_TOF_WIDTH
#define TPM STATUS TOF(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS TOF SHIFT))&TPM STATUS TOF MASK)
/* CONF Bit Fields */
#define TPM CONF DOZEEN MASK
                                         0x20u
#define TPM CONF DOZEEN SHIFT
                                        5
#define TPM CONF DOZEEN WIDTH
                                         1
#define TPM CONF DOZEEN(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF DOZEEN SHIFT))&TPM CONF DOZEEN MASK)
#define TPM CONF DBGMODE MASK
                                          0xC0u
#define TPM CONF DBGMODE SHIFT
                                         6
#define TPM CONF DBGMODE WIDTH
                                           2
#define TPM CONF DBGMODE(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF DBGMODE SHIFT))&TPM CONF DBGMODE MASK)
#define TPM CONF GTBEEN MASK
                                        0x200u
                                        9
#define TPM CONF GTBEEN SHIFT
#define TPM CONF GTBEEN WIDTH
                                         1
#define TPM CONF GTBEEN(x)
```

```
(((uint32 t)(((uint32 t)(x))<<TPM CONF GTBEEN SHIFT))&TPM CONF GTBEEN MASK)
#define TPM CONF CSOT MASK
                                         0x10000u
#define TPM CONF CSOT SHIFT
                                         16
#define TPM CONF CSOT WIDTH
                                          1
#define TPM CONF CSOT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF CSOT SHIFT))&TPM CONF CSOT MASK)
#define TPM CONF CSOO MASK
                                          0x20000u
#define TPM CONF CSOO SHIFT
                                         17
#define TPM CONF CSOO WIDTH
                                          1
#define TPM CONF CSOO(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF CSOO SHIFT))&TPM CONF CSOO MASK)
#define TPM CONF CROT MASK
                                          0x40000u
#define TPM CONF CROT SHIFT
                                         18
#define TPM CONF CROT WIDTH
                                          1
#define TPM CONF CROT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF CROT SHIFT))&TPM CONF CROT MASK)
#define TPM CONF TRGSEL MASK
                                           0xF000000u
#define TPM CONF TRGSEL SHIFT
                                          24
#define TPM CONF TRGSEL WIDTH
                                           4
#define TPM CONF TRGSEL(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF TRGSEL SHIFT))&TPM CONF TRGSEL MASK)
/*!
* (a)}
*//* end of group TPM Register Masks */
/* TPM - Peripheral instance base addresses */
/** Peripheral TPM0 base address */
#define TPM0 BASE
                                  (0x40038000u)
/** Peripheral TPM0 base pointer */
#define TPM0
                              ((TPM Type *)TPM0 BASE)
#define TPM0 BASE PTR
                                    (TPM0)
/** Peripheral TPM1 base address */
#define TPM1 BASE
                                  (0x40039000u)
/** Peripheral TPM1 base pointer */
#define TPM1
                              ((TPM Type *)TPM1 BASE)
#define TPM1 BASE PTR
                                     (TPM1)
/** Peripheral TPM2 base address */
#define TPM2 BASE
                                  (0x4003A000u)
/** Peripheral TPM2 base pointer */
#define TPM2
                              ((TPM Type *)TPM2 BASE)
#define TPM2 BASE PTR
                                    (TPM2)
/** Array initializer of TPM peripheral base addresses */
#define TPM BASE ADDRS
                                      { TPM0 BASE, TPM1 BASE, TPM2 BASE }
/** Array initializer of TPM peripheral base pointers */
#define TPM BASE PTRS
                                    { TPM0, TPM1, TPM2 }
 -- TPM - Register accessor macros
```

```
* @addtogroup TPM Register Accessor Macros TPM - Register accessor macros
* @{
*/
/* TPM - Register instance definitions */
/* TPM0 */
#define TPM0 SC
                              TPM SC REG(TPM0)
#define TPM0 CNT
                               TPM CNT REG(TPM0)
#define TPM0 MOD
                                TPM MOD REG(TPM0)
#define TPM0 COSC
                                TPM CnSC REG(TPM0,0)
                               TPM CnV REG(TPM0,0)
#define TPM0 C0V
#define TPM0 C1SC
                               TPM CnSC REG(TPM0,1)
#define TPM0 C1V
                               TPM CnV REG(TPM0,1)
#define TPM0 C2SC
                               TPM CnSC REG(TPM0,2)
                               TPM CnV REG(TPM0,2)
#define TPM0 C2V
#define TPM0 C3SC
                               TPM CnSC REG(TPM0,3)
                               TPM CnV REG(TPM0,3)
#define TPM0 C3V
#define TPM0 C4SC
                               TPM_CnSC_REG(TPM0,4)
#define TPM0 C4V
                               TPM CnV REG(TPM0,4)
#define TPM0 C5SC
                               TPM CnSC REG(TPM0,5)
#define TPM0 C5V
                               TPM CnV REG(TPM0,5)
#define TPM0 STATUS
                                 TPM STATUS REG(TPM0)
#define TPM0 CONF
                                TPM CONF REG(TPM0)
/* TPM1 */
                              TPM SC REG(TPM1)
#define TPM1 SC
#define TPM1 CNT
                               TPM CNT REG(TPM1)
#define TPM1 MOD
                                TPM MOD REG(TPM1)
#define TPM1 C0SC
                               TPM CnSC REG(TPM1,0)
#define TPM1 C0V
                               TPM CnV REG(TPM1,0)
#define TPM1 C1SC
                               TPM CnSC REG(TPM1,1)
                               TPM CnV REG(TPM1,1)
#define TPM1 C1V
#define TPM1 STATUS
                                 TPM STATUS REG(TPM1)
#define TPM1 CONF
                                TPM CONF REG(TPM1)
/* TPM2 */
#define TPM2 SC
                              TPM SC REG(TPM2)
#define TPM2 CNT
                               TPM CNT REG(TPM2)
#define TPM2 MOD
                                TPM MOD REG(TPM2)
#define TPM2 COSC
                                TPM CnSC REG(TPM2,0)
#define TPM2 C0V
                               TPM CnV REG(TPM2,0)
                               TPM CnSC REG(TPM2,1)
#define TPM2 C1SC
#define TPM2 C1V
                               TPM CnV REG(TPM2,1)
#define TPM2 STATUS
                                 TPM STATUS REG(TPM2)
#define TPM2 CONF
                                TPM CONF REG(TPM2)
/* TPM - Register array accessors */
#define TPM0 CnSC(index)
                                  TPM CnSC REG(TPM0,index)
#define TPM1 CnSC(index)
                                  TPM CnSC REG(TPM1,index)
#define TPM2 CnSC(index)
                                  TPM CnSC REG(TPM2,index)
#define TPM0 CnV(index)
                                 TPM CnV REG(TPM0,index)
#define TPM1 CnV(index)
                                 TPM CnV REG(TPM1,index)
```

```
#define TPM2 CnV(index)
                               TPM CnV REG(TPM2,index)
/*!
* (a)}
*//* end of group TPM Register Accessor Macros */
/*!
* (a)}
*//* end of group TPM Peripheral Access Layer */
/* ______
 -- TSI Peripheral Access Layer
 */
* @addtogroup TSI Peripheral Access Layer TSI Peripheral Access Layer
* @{
*/
/** TSI - Register Layout Typedef */
typedef struct {
__IO uint32_t GENCS;
                             /**< TSI General Control and Status Register, offset: 0x0 */
                             /**< TSI DATA Register, offset: 0x4 */
 IO uint32 t DATA;
  IO uint32 t TSHD;
                             /**< TSI Threshold Register, offset: 0x8 */
} TSI Type, *TSI MemMapPtr;
/* ______
 -- TSI - Register accessor macros
 */
* @addtogroup TSI Register Accessor Macros TSI - Register accessor macros
* @{
*/
/* TSI - Register accessors */
#define TSI GENCS REG(base)
                                 ((base)->GENCS)
#define TSI_DATA_REG(base)
                                 ((base)->DATA)
#define TSI TSHD REG(base)
                                ((base)->TSHD)
/*!
* (a) }
*//* end of group TSI Register Accessor Macros */
/* _____
 -- TSI Register Masks
```

```
* @addtogroup TSI Register Masks TSI Register Masks
* (a) {
*/
/* GENCS Bit Fields */
#define TSI GENCS CURSW MASK
                                          0x2u
#define TSI GENCS CURSW SHIFT
                                         1
#define TSI GENCS CURSW WIDTH
                                          1
#define TSI GENCS CURSW(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS CURSW SHIFT))&TSI GENCS CURSW MASK)
#define TSI GENCS EOSF MASK
                                        0x4u
#define TSI GENCS EOSF SHIFT
                                       2
#define TSI GENCS EOSF WIDTH
                                        1
#define TSI GENCS EOSF(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS EOSF SHIFT))&TSI GENCS EOSF MASK)
#define TSI GENCS SCNIP MASK
                                        0x8u
#define TSI GENCS SCNIP SHIFT
                                        3
#define TSI GENCS SCNIP WIDTH
                                         1
#define TSI GENCS SCNIP(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS SCNIP SHIFT))&TSI GENCS SCNIP MASK)
#define TSI GENCS STM MASK
                                        0x10u
#define TSI GENCS STM SHIFT
                                       4
#define TSI GENCS STM WIDTH
                                        1
#define TSI GENCS STM(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS STM SHIFT))&TSI GENCS STM MASK)
#define TSI GENCS STPE MASK
                                        0x20u
#define TSI GENCS STPE SHIFT
                                       5
#define TSI GENCS STPE WIDTH
                                        1
#define TSI GENCS STPE(x)
(((uint32 t)(((uint32 t)(x))<<TSI_GENCS_STPE_SHIFT))&TSI_GENCS_STPE_MASK)
#define TSI GENCS TSIIEN MASK
                                        0x40u
#define TSI GENCS TSIIEN SHIFT
                                        6
#define TSI GENCS TSIIEN WIDTH
                                         1
#define TSI GENCS TSIIEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS TSIIEN SHIFT))&TSI GENCS TSIIEN MASK)
#define TSI GENCS TSIEN MASK
                                        0x80u
#define TSI GENCS TSIEN SHIFT
                                        7
#define TSI GENCS TSIEN WIDTH
                                         1
#define TSI GENCS TSIEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS TSIEN SHIFT))&TSI GENCS TSIEN MASK)
#define TSI GENCS NSCN MASK
                                        0x1F00u
#define TSI GENCS NSCN SHIFT
                                        8
#define TSI GENCS NSCN WIDTH
                                         5
#define TSI GENCS NSCN(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS NSCN SHIFT))&TSI GENCS NSCN MASK)
#define TSI GENCS PS MASK
                                      0xE000u
#define TSI GENCS_PS_SHIFT
                                      13
#define TSI GENCS PS WIDTH
#define TSI GENCS PS(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS PS SHIFT))&TSI GENCS PS MASK)
#define TSI GENCS EXTCHRG MASK
                                           0x70000u
```

```
#define TSI GENCS EXTCHRG SHIFT
                                         16
#define TSI GENCS EXTCHRG WIDTH
                                          3
#define TSI GENCS EXTCHRG(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS EXTCHRG SHIFT))&TSI GENCS EXTCHRG MASK)
#define TSI GENCS DVOLT MASK
                                        0x180000u
#define TSI GENCS DVOLT SHIFT
                                        19
#define TSI GENCS DVOLT WIDTH
                                         2
#define TSI GENCS DVOLT(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS DVOLT SHIFT))&TSI GENCS DVOLT MASK)
#define TSI GENCS REFCHRG MASK
                                          0xE00000u
#define TSI GENCS REFCHRG SHIFT
                                         21
#define TSI GENCS REFCHRG WIDTH
                                          3
#define TSI GENCS REFCHRG(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS REFCHRG SHIFT))&TSI GENCS REFCHRG MASK)
#define TSI GENCS MODE MASK
                                        0xF000000u
#define TSI GENCS MODE SHIFT
                                       24
#define TSI GENCS MODE WIDTH
                                        4
#define TSI GENCS MODE(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS MODE SHIFT))&TSI GENCS MODE MASK)
#define TSI_GENCS_ESOR_MASK
                                       0x10000000u
#define TSI GENCS ESOR SHIFT
                                      28
#define TSI GENCS ESOR WIDTH
                                        1
#define TSI GENCS ESOR(x)
(((uint32_t)(((uint32_t)(x)) << TSI_GENCS_ESOR_SHIFT))&TSI_GENCS_ESOR_MASK)
#define TSI GENCS OUTRGF MASK
                                         0x80000000u
#define TSI GENCS OUTRGF SHIFT
                                        31
#define TSI GENCS OUTRGF WIDTH
                                         1
#define TSI GENCS OUTRGF(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS OUTRGF SHIFT))&TSI GENCS OUTRGF MASK)
/* DATA Bit Fields */
#define TSI DATA TSICNT MASK
                                       0xFFFFu
#define TSI DATA TSICNT SHIFT
                                       0
                                        16
#define TSI DATA TSICNT WIDTH
#define TSI DATA TSICNT(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA TSICNT SHIFT))&TSI DATA TSICNT MASK)
#define TSI DATA SWTS MASK
                                       0x400000u
#define TSI DATA SWTS SHIFT
                                      22
#define TSI DATA SWTS WIDTH
                                       1
#define TSI DATA SWTS(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA SWTS SHIFT))&TSI DATA SWTS MASK)
#define TSI DATA DMAEN MASK
                                        0x800000u
#define TSI DATA DMAEN SHIFT
                                        23
#define TSI DATA DMAEN WIDTH
                                         1
#define TSI DATA DMAEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA DMAEN SHIFT))&TSI DATA DMAEN MASK)
#define TSI DATA TSICH MASK
                                       0xF0000000u
#define TSI DATA TSICH SHIFT
                                      28
#define TSI DATA TSICH WIDTH
                                       4
#define TSI DATA TSICH(x)
(((uint32 t)(((uint32 t)(x))<<TSI_DATA_TSICH_SHIFT))&TSI_DATA_TSICH_MASK)
/* TSHD Bit Fields */
#define TSI TSHD THRESL MASK
                                        0xFFFFu
```

```
#define TSI TSHD THRESL SHIFT
                                          0
#define TSI TSHD THRESL WIDTH
                                            16
#define TSI TSHD THRESL(x)
(((uint32 t)(((uint32 t)(x))<<TSI TSHD THRESL SHIFT))&TSI TSHD THRESL MASK)
#define TSI TSHD THRESH MASK
                                           0xFFFF0000u
#define TSI TSHD THRESH SHIFT
                                           16
#define TSI TSHD THRESH WIDTH
                                            16
#define TSI TSHD THRESH(x)
(((uint32 t)(((uint32 t)(x))<<TSI TSHD THRESH SHIFT))&TSI TSHD THRESH MASK)
/*!
* (a)}
*//* end of group TSI Register Masks */
/* TSI - Peripheral instance base addresses */
/** Peripheral TSI0 base address */
#define TSI0 BASE
                                  (0x40045000u)
/** Peripheral TSI0 base pointer */
#define TSI0
                              ((TSI_Type *)TSI0_BASE)
#define TSI0 BASE PTR
                                    (TSI0)
/** Array initializer of TSI peripheral base addresses */
#define TSI BASE ADDRS
                                      { TSIO BASE }
/** Array initializer of TSI peripheral base pointers */
#define TSI BASE PTRS
                                    { TSI0 }
/* ______
 -- TSI - Register accessor macros
/*!
* @addtogroup TSI Register Accessor Macros TSI - Register accessor macros
* @{
*/
/* TSI - Register instance definitions */
/* TSI0 */
#define TSI0 GENCS
                                   TSI GENCS REG(TSI0)
#define TSI0 DATA
                                  TSI DATA REG(TSI0)
#define TSI0 TSHD
                                  TSI TSHD REG(TSI0)
/*!
* (a)}
*//* end of group TSI Register Accessor Macros */
/*!
*//* end of group TSI Peripheral Access Layer */
```

```
/* ______
 -- UART Peripheral Access Laver
/*!
* @addtogroup UART Peripheral Access Layer UART Peripheral Access Layer
* @{
*/
/** UART - Register Layout Typedef */
typedef struct {
  IO uint8 t BDH;
                                /**< UART Baud Rate Register: High, offset: 0x0 */
                                /**< UART Baud Rate Register: Low, offset: 0x1 */
  IO uint8 t BDL;
                               /**< UART Control Register 1, offset: 0x2 */
  IO uint8 t C1;
                               /**< UART Control Register 2, offset: 0x3 */
  IO uint8 t C2;
                              /**< UART Status Register 1, offset: 0x4 */
  I uint8 t S1;
                               /**< UART Status Register 2, offset: 0x5 */
  IO uint8 t S2;
                               /**< UART Control Register 3, offset: 0x6 */
  IO uint8 t C3;
                               /**< UART Data Register, offset: 0x7 */
  IO uint8 tD;
  IO uint8 t C4;
                               /**< UART Control Register 4, offset: 0x8 */
} UART Type, *UART MemMapPtr;
/* _____
 -- UART - Register accessor macros
 */
* @addtogroup UART Register Accessor Macros UART - Register accessor macros
* @{
*/
/* UART - Register accessors */
#define UART BDH REG(base)
                                       ((base)->BDH)
#define UART BDL REG(base)
                                      ((base)->BDL)
#define UART C1 REG(base)
                                     ((base)->C1)
#define UART C2 REG(base)
                                     ((base)->C2)
#define UART S1 REG(base)
                                     ((base)->S1)
#define UART S2 REG(base)
                                     ((base)->S2)
#define UART C3 REG(base)
                                     ((base)->C3)
#define UART D REG(base)
                                     ((base)->D)
#define UART C4 REG(base)
                                     ((base)->C4)
/*!
* (a)}
*//* end of group UART Register Accessor Macros */
 -- UART Register Masks
```

```
* @addtogroup UART Register Masks UART Register Masks
* (a) {
*/
/* BDH Bit Fields */
#define UART BDH SBR MASK
                                       0x1Fu
#define UART BDH SBR SHIFT
#define UART BDH SBR WIDTH
                                        5
#define UART BDH SBR(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH SBR SHIFT))&UART BDH SBR MASK)
#define UART BDH SBNS MASK
                                        0x20u
#define UART BDH SBNS_SHIFT
                                        5
#define UART BDH SBNS WIDTH
                                         1
#define UART BDH SBNS(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH SBNS SHIFT))&UART BDH SBNS MASK)
#define UART BDH RXEDGIE MASK
                                          0x40u
#define UART BDH RXEDGIE SHIFT
                                          6
#define UART BDH RXEDGIE WIDTH
                                           1
#define UART BDH RXEDGIE(x)
(((uint8 t)(((uint8 t)(x))<<UART BDH RXEDGIE SHIFT))&UART BDH RXEDGIE MASK)
#define UART BDH LBKDIE MASK
                                         0x80u
#define UART BDH LBKDIE SHIFT
                                         7
#define UART BDH LBKDIE WIDTH
                                          1
#define UART BDH LBKDIE(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH LBKDIE SHIFT))&UART BDH LBKDIE MASK)
/* BDL Bit Fields */
#define UART BDL SBR MASK
                                       0xFFu
#define UART BDL SBR SHIFT
                                       0
#define UART BDL SBR WIDTH
                                        8
#define UART BDL SBR(x)
(((uint8 t)(((uint8 t)(x)) << UART BDL SBR SHIFT))&UART BDL SBR MASK)
/* C1 Bit Fields */
#define UART C1 PT MASK
                                     0x1u
#define UART C1 PT SHIFT
                                    0
#define UART C1 PT WIDTH
                                      1
#define UART C1 PT(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 PT SHIFT))&UART C1 PT MASK)
#define UART C1 PE MASK
                                     0x2u
#define UART C1 PE SHIFT
                                     1
#define UART C1 PE WIDTH
                                      1
#define UART C1 PE(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 PE SHIFT))&UART C1 PE MASK)
#define UART C1 ILT MASK
                                     0x4u
#define UART C1 ILT SHIFT
                                     2
#define UART C1 ILT WIDTH
#define UART C1 ILT(x)
(((uint8_t)(((uint8_t)(x)) << UART C1 ILT SHIFT))&UART C1 ILT MASK)
#define UART C1 WAKE MASK
                                        0x8u
#define UART C1 WAKE SHIFT
                                       3
#define UART C1 WAKE WIDTH
                                        1
#define UART C1 WAKE(x)
```

```
(((uint8 t)(((uint8 t)(x)) << UART C1 WAKE SHIFT))&UART C1 WAKE MASK)
#define UART C1 M MASK
                                     0x10u
                                     4
#define UART C1 M SHIFT
#define UART C1 M WIDTH
                                      1
#define UART C1 M(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 M SHIFT))&UART C1 M MASK)
#define UART C1 RSRC MASK
                                       0x20u
                                      5
#define UART C1 RSRC SHIFT
#define UART C1 RSRC_WIDTH
                                        1
#define UART C1 RSRC(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 RSRC SHIFT))&UART C1 RSRC MASK)
#define UART C1 UARTSWAI MASK
                                          0x40u
#define UART C1 UARTSWAI SHIFT
                                          6
#define UART C1 UARTSWAI WIDTH
                                           1
#define UART C1 UARTSWAI(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 UARTSWAI SHIFT))&UART C1 UARTSWAI MASK)
#define UART C1 LOOPS MASK
                                        0x80u
#define UART C1 LOOPS SHIFT
                                       7
#define UART C1 LOOPS WIDTH
                                        1
#define UART_C1_LOOPS(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 LOOPS SHIFT))&UART C1 LOOPS MASK)
/* C2 Bit Fields */
#define UART C2 SBK MASK
                                      0x1u
#define UART C2 SBK SHIFT
                                      0
#define UART C2 SBK WIDTH
                                       1
#define UART C2 SBK(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 SBK SHIFT))&UART C2 SBK MASK)
#define UART C2 RWU MASK
                                       0x2u
#define UART C2 RWU SHIFT
                                       1
#define UART C2 RWU WIDTH
                                        1
#define UART_C2 RWU(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RWU SHIFT))&UART C2 RWU MASK)
                                     0x4u
#define UART C2 RE MASK
                                     2
#define UART C2 RE SHIFT
#define UART C2 RE WIDTH
#define UART C2 RE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 RE SHIFT))&UART C2 RE MASK)
#define UART C2 TE MASK
                                     0x8u
#define UART_C2_TE_SHIFT
                                     3
#define UART C2 TE WIDTH
                                      1
#define UART C2 TE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 TE SHIFT))&UART C2 TE MASK)
#define UART C2 ILIE MASK
                                     0x10u
#define UART C2 ILIE SHIFT
                                     4
#define UART C2 ILIE WIDTH
#define UART C2 ILIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 ILIE SHIFT))&UART C2 ILIE MASK)
#define UART C2 RIE MASK
                                     0x20u
                                     5
#define UART C2 RIE SHIFT
#define UART C2 RIE WIDTH
                                      1
#define UART C2 RIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RIE SHIFT))&UART C2 RIE MASK)
```

```
#define UART C2 TCIE MASK
                                        0x40u
#define UART C2 TCIE SHIFT
#define UART C2 TCIE WIDTH
                                        1
#define UART C2 TCIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 TCIE SHIFT))&UART C2 TCIE MASK)
#define UART C2 TIE MASK
                                       0x80u
#define UART C2 TIE SHIFT
                                      7
#define UART C2 TIE WIDTH
                                       1
#define UART C2 TIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 TIE SHIFT))&UART C2 TIE MASK)
/* S1 Bit Fields */
#define UART_S1_PF_MASK
                                      0x1u
#define UART S1 PF SHIFT
                                     0
#define UART S1 PF WIDTH
                                       1
#define UART S1 PF(x)
(((uint8 t)(((uint8 t)(x)) \le UART S1 PF SHIFT)) \& UART S1 PF MASK)
#define UART S1 FE MASK
                                      0x2u
#define UART S1 FE SHIFT
                                      1
#define UART S1 FE WIDTH
                                       1
\#define UART_S1_FE(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 FE SHIFT))&UART S1 FE MASK)
                                      0x4u
#define UART S1 NF MASK
#define UART S1 NF SHIFT
                                      2
#define UART S1 NF WIDTH
                                       1
#define UART S1 NF(x)
(((uint8\ t)(((uint8\ t)(x)) \le UART\ S1\ NF\ SHIFT))\&UART\ S1\ NF\ MASK)
#define UART S1 OR MASK
                                       0x8u
#define UART S1 OR SHIFT
                                      3
#define UART S1 OR WIDTH
                                       1
#define UART S1 OR(x)
(((uint8 t)(((uint8 t)(x)) \le UART S1 OR SHIFT)) \& UART S1 OR MASK)
#define UART S1 IDLE MASK
                                        0x10u
#define UART S1 IDLE SHIFT
                                       4
#define UART S1 IDLE WIDTH
                                        1
#define UART S1 IDLE(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 IDLE SHIFT))&UART S1 IDLE MASK)
#define UART S1 RDRF MASK
                                        0x20u
#define UART S1 RDRF SHIFT
                                        5
#define UART S1 RDRF WIDTH
                                         1
#define UART S1 RDRF(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 RDRF SHIFT))&UART S1 RDRF MASK)
#define UART S1 TC MASK
                                      0x40u
#define UART S1 TC SHIFT
                                      6
#define UART S1 TC WIDTH
                                       1
#define UART S1 TC(x)
(((uint8_t)(((uint8_t)(x)) << UART_S1_TC_SHIFT))&UART_S1_TC_MASK)
#define UART S1 TDRE MASK
                                        0x80u
                                        7
#define UART S1 TDRE SHIFT
#define UART S1 TDRE WIDTH
                                         1
#define UART S1 TDRE(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 TDRE SHIFT))&UART S1 TDRE MASK)
/* S2 Bit Fields */
```

```
#define UART S2 RAF MASK
                                      0x1u
#define UART S2 RAF SHIFT
                                      0
#define UART S2 RAF WIDTH
                                       1
#define UART S2 RAF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RAF SHIFT))&UART S2 RAF MASK)
#define UART S2 LBKDE MASK
#define UART S2 LBKDE SHIFT
                                        1
#define UART S2 LBKDE WIDTH
                                        1
#define UART S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x))<<UART S2 LBKDE SHIFT))&UART S2 LBKDE MASK)
#define UART S2 BRK13 MASK
                                       0x4u
#define UART S2 BRK13 SHIFT
                                       2
#define UART S2 BRK13 WIDTH
                                        1
#define UART S2 BRK13(x)
(((uint8 t)(((uint8 t)(x)) \le UART S2 BRK13 SHIFT)) \& UART S2 BRK13 MASK)
#define UART S2 RWUID MASK
                                        0x8u
#define UART S2 RWUID SHIFT
                                        3
#define UART S2 RWUID WIDTH
#define UART S2 RWUID(x)
(((uint8_t)(((uint8_t)(x)) << UART_S2_RWUID_SHIFT))&UART_S2_RWUID_MASK)
#define UART S2 RXINV MASK
                                        0x10u
                                       4
#define UART S2 RXINV SHIFT
#define UART S2 RXINV WIDTH
                                        1
#define UART S2 RXINV(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RXINV SHIFT))&UART S2 RXINV MASK)
#define UART S2 RXEDGIF MASK
                                         0x40u
#define UART S2 RXEDGIF SHIFT
                                        6
#define UART S2 RXEDGIF WIDTH
                                          1
#define UART S2 RXEDGIF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RXEDGIF SHIFT))&UART S2 RXEDGIF MASK)
#define UART S2 LBKDIF MASK
                                        0x80u
#define UART S2 LBKDIF SHIFT
                                        7
#define UART S2 LBKDIF WIDTH
                                        1
#define UART S2 LBKDIF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 LBKDIF SHIFT))&UART S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UART C3 PEIE MASK
                                      0x1u
#define UART C3 PEIE SHIFT
                                      0
#define UART C3 PEIE WIDTH
#define UART C3 PEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 PEIE SHIFT))&UART C3 PEIE MASK)
#define UART C3 FEIE MASK
                                      0x2u
#define UART C3 FEIE SHIFT
                                      1
#define UART C3 FEIE WIDTH
                                       1
#define UART C3 FEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 FEIE SHIFT))&UART C3 FEIE MASK)
#define UART C3 NEIE MASK
                                       0x4u
#define UART C3 NEIE SHIFT
                                      2
#define UART C3 NEIE WIDTH
#define UART C3 NEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 NEIE SHIFT))&UART C3 NEIE MASK)
#define UART C3 ORIE MASK
                                       0x8u
```

```
#define UART C3 ORIE SHIFT
                                       3
#define UART C3 ORIE WIDTH
                                        1
#define UART C3 ORIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 ORIE SHIFT))&UART C3 ORIE MASK)
#define UART C3 TXINV MASK
                                         0x10u
#define UART C3 TXINV SHIFT
                                        4
#define UART C3 TXINV WIDTH
                                         1
#define UART C3 TXINV(x)
(((uint8 t)(((uint8 t)(x)) < UART C3 TXINV SHIFT))&UART C3 TXINV MASK)
#define UART C3 TXDIR MASK
                                        0x20u
#define UART C3 TXDIR SHIFT
                                        5
#define UART C3 TXDIR WIDTH
                                         1
#define UART C3 TXDIR(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 TXDIR SHIFT))&UART_C3_TXDIR_MASK)
#define UART C3 T8 MASK
                                      0x40u
#define UART C3 T8 SHIFT
                                     6
#define UART C3 T8 WIDTH
                                       1
#define UART C3 T8(x)
(((uint8 t)(((uint8 t)(x)) \le UART C3 T8 SHIFT)) \& UART C3 T8 MASK)
#define UART_C3_R8_MASK
                                      0x80u
#define UART C3 R8 SHIFT
                                      7
#define UART C3 R8 WIDTH
                                       1
#define UART C3 R8(x)
(((uint8\ t)(((uint8\ t)(x)) \le UART\ C3\ R8\ SHIFT))\&UART\ C3\ R8\ MASK)
/* D Bit Fields */
#define UART D R0T0 MASK
                                       0x1u
#define UART D R0T0 SHIFT
                                      0
#define UART D R0T0 WIDTH
                                        1
#define UART D_R0T0(x)
(((uint8 t)(((uint8 t)(x)) \le UART D R0T0 SHIFT)) \& UART D R0T0 MASK)
#define UART_D_R1T1 MASK
                                       0x2u
#define UART D R1T1 SHIFT
                                      1
#define UART D R1T1 WIDTH
                                        1
#define UART D R1T1(x)
(((uint8 t)(((uint8 t)(x)) \le UART D R1T1 SHIFT)) \& UART D R1T1 MASK)
#define UART D R2T2 MASK
                                       0x4u
#define UART D R2T2 SHIFT
                                      2
#define UART D R2T2 WIDTH
                                        1
#define UART D R2T2(x)
(((uint8 t)(((uint8 t)(x)) \le UART D R2T2 SHIFT)) \& UART D R2T2 MASK)
#define UART D R3T3 MASK
                                       0x8u
#define UART D_R3T3_SHIFT
                                      3
#define UART D R3T3 WIDTH
                                        1
#define UART D R3T3(x)
(((uint8 t)(((uint8 t)(x)) \le UART D R3T3 SHIFT)) \& UART D R3T3 MASK)
#define UART D R4T4 MASK
                                       0x10u
#define UART D R4T4 SHIFT
                                      4
#define UART D R4T4 WIDTH
#define UART D R4T4(x)
(((uint8 t)(((uint8 t)(x)) \le UART D R4T4 SHIFT)) \& UART D R4T4 MASK)
                                       0x20u
#define UART D R5T5 MASK
#define UART D R5T5_SHIFT
                                      5
```

```
#define UART D R5T5 WIDTH
                                        1
#define UART D R5T5(x)
(((uint8 t)(((uint8 t)(x)) \le UART D R5T5 SHIFT)) \& UART D R5T5 MASK)
#define UART D R6T6 MASK
                                       0x40u
#define UART D R6T6 SHIFT
                                       6
#define UART D R6T6 WIDTH
                                        1
#define UART D R6T6(x)
(((uint8 t)(((uint8 t)(x)) \le UART D R6T6 SHIFT)) \& UART D R6T6 MASK)
#define UART D R7T7 MASK
                                       0x80u
#define UART D R7T7 SHIFT
                                       7
#define UART D R7T7 WIDTH
                                        1
#define UART D R7T7(x)
(((uint8 t)(((uint8 t)(x)) \le UART D R7T7 SHIFT)) \& UART D R7T7 MASK)
/* C4 Bit Fields */
#define UART C4 RDMAS MASK
                                          0x20u
#define UART C4 RDMAS SHIFT
                                         5
#define UART C4 RDMAS WIDTH
                                          1
#define UART C4 RDMAS(x)
(((uint8 t)(((uint8 t)(x)) << UART C4 RDMAS SHIFT))&UART C4 RDMAS MASK)
#define UART_C4_TDMAS_MASK
                                          0x80u
#define UART C4 TDMAS SHIFT
                                         7
#define UART C4 TDMAS WIDTH
                                          1
#define UART C4 TDMAS(x)
(((uint8 t)(((uint8 t)(x)) << UART C4 TDMAS SHIFT))&UART C4 TDMAS MASK)
/*!
* (a)}
*//* end of group UART Register Masks */
/* UART - Peripheral instance base addresses */
/** Peripheral UART1 base address */
#define UART1 BASE
                                  (0x4006B000u)
/** Peripheral UART1 base pointer */
#define UART1
                               ((UART Type *)UART1 BASE)
#define UART1 BASE PTR
                                     (UART1)
/** Peripheral UART2 base address */
#define UART2 BASE
                                  (0x4006C000u)
/** Peripheral UART2 base pointer */
#define UART2
                               ((UART Type *)UART2 BASE)
#define UART2 BASE PTR
                                     (UART2)
/** Array initializer of UART peripheral base addresses */
#define UART BASE ADDRS
                                       { UART1 BASE, UART2 BASE }
/** Array initializer of UART peripheral base pointers */
#define UART BASE PTRS
                                     { UART1, UART2 }
/* _____
 -- UART - Register accessor macros
/*!
* @addtogroup UART Register Accessor Macros UART - Register accessor macros
```

```
*@{
*/
```

```
/* UART - Register instance definitions */
/* UART1 */
#define UART1 BDH
                                  UART BDH REG(UART1)
#define UART1 BDL
                                 UART BDL REG(UART1)
#define UART1 C1
                                UART C1 REG(UART1)
#define UART1 C2
                                UART C2 REG(UART1)
#define UART1 S1
                                UART S1 REG(UART1)
#define UART1 S2
                                UART S2 REG(UART1)
#define UART1 C3
                                UART C3 REG(UART1)
#define UART1 D
                                UART D REG(UART1)
#define UART1 C4
                                UART C4 REG(UART1)
/* UART2 */
#define UART2 BDH
                                  UART BDH REG(UART2)
                                 UART BDL REG(UART2)
#define UART2 BDL
#define UART2 C1
                                UART C1 REG(UART2)
                                UART_C2_REG(UART2)
#define UART2 C2
#define UART2 S1
                                UART S1 REG(UART2)
#define UART2 S2
                                UART S2 REG(UART2)
#define UART2 C3
                                UART C3 REG(UART2)
#define UART2 D
                                UART D REG(UART2)
#define UART2 C4
                                UART C4 REG(UART2)
/*!
* (a)}
*//* end of group UART Register Accessor Macros */
/*!
*//* end of group UART Peripheral Access Layer */
/* ______
 -- UART0 Peripheral Access Layer
/*!
* @addtogroup UARTO Peripheral Access Layer UARTO Peripheral Access Layer
* @{
*/
/** UART0 - Register Layout Typedef */
typedef struct {
                                /**< UART Baud Rate Register High, offset: 0x0 */
  IO uint8 t BDH;
                                /**< UART Baud Rate Register Low, offset: 0x1 */
  IO uint8 t BDL;
                               /**< UART Control Register 1, offset: 0x2 */
  IO uint8 t C1;
                               /**< UART Control Register 2, offset: 0x3 */
  IO uint8 t C2;
  IO uint8 t S1;
                              /**< UART Status Register 1, offset: 0x4 */
```

```
IO uint8 t S2;
                              /**< UART Status Register 2, offset: 0x5 */
                              /**< UART Control Register 3, offset: 0x6 */
  IO uint8 t C3;
                              /**< UART Data Register, offset: 0x7 */
  IO uint8 t D;
                               /**< UART Match Address Registers 1, offset: 0x8 */
  IO uint8 t MA1;
                               /**< UART Match Address Registers 2, offset: 0x9 */
  IO uint8 t MA2;
  IO uint8 t C4;
                              /**< UART Control Register 4, offset: 0xA */
                              /**< UART Control Register 5, offset: 0xB */
  IO uint8 t C5;
} UARTO Type, *UARTO MemMapPtr;
 -- UART0 - Register accessor macros
 */
* @addtogroup UARTO Register Accessor Macros UARTO - Register accessor macros
* @{
*/
/* UART0 - Register accessors */
#define UARTO BDH REG(base)
                                      ((base)->BDH)
#define UARTO BDL REG(base)
                                      ((base)->BDL)
#define UARTO C1 REG(base)
                                     ((base)->C1)
#define UARTO C2 REG(base)
                                     ((base)->C2)
#define UARTO S1 REG(base)
                                    ((base)->S1)
#define UARTO S2 REG(base)
                                    ((base)->S2)
#define UARTO C3 REG(base)
                                     ((base)->C3)
#define UARTO D REG(base)
                                    ((base)->D)
#define UARTO MA1 REG(base)
                                      ((base)->MA1)
#define UARTO MA2 REG(base)
                                      ((base)->MA2)
#define UARTO C4 REG(base)
                                     ((base)->C4)
#define UARTO C5 REG(base)
                                     ((base)->C5)
/*!
* @}
*//* end of group UARTO Register Accessor Macros */
 _____
 -- UART0 Register Masks
 */
* @addtogroup UARTO Register Masks UARTO Register Masks
* @{
*/
/* BDH Bit Fields */
#define UARTO BDH SBR MASK
                                        0x1Fu
#define UARTO BDH SBR SHIFT
                                       0
#define UARTO BDH SBR WIDTH
                                        5
#define UARTO BDH SBR(x)
```

```
(((uint8 t)(((uint8 t)(x)) << UARTO BDH SBR SHIFT))&UARTO BDH SBR MASK)
#define UARTO BDH SBNS MASK
                                        0x20u
#define UARTO BDH SBNS SHIFT
                                        5
#define UARTO BDH SBNS WIDTH
                                         1
#define UARTO BDH SBNS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH SBNS SHIFT))&UARTO BDH SBNS MASK)
#define UARTO BDH RXEDGIE MASK
                                           0x40u
#define UARTO BDH RXEDGIE SHIFT
                                          6
#define UARTO BDH RXEDGIE WIDTH
#define UARTO BDH RXEDGIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH RXEDGIE SHIFT))&UARTO BDH RXEDGIE MASK)
#define UARTO BDH LBKDIE MASK
                                          0x80u
#define UARTO BDH LBKDIE SHIFT
                                         7
#define UARTO BDH LBKDIE WIDTH
                                          1
#define UARTO BDH LBKDIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH LBKDIE SHIFT))&UARTO BDH LBKDIE MASK)
/* BDL Bit Fields */
#define UARTO BDL SBR MASK
                                        0xFFu
                                       0
#define UARTO BDL SBR SHIFT
#define UARTO BDL SBR WIDTH
                                        8
#define UARTO BDL SBR(x)
(((uint8 t)(((uint8 t)(x))<<UART0 BDL SBR SHIFT))&UART0 BDL SBR MASK)
/* C1 Bit Fields */
#define UARTO C1 PT_MASK
                                      0x1u
#define UARTO C1 PT SHIFT
                                     0
#define UARTO C1 PT WIDTH
                                      1
#define UARTO C1 PT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 PT SHIFT))&UARTO C1 PT MASK)
#define UARTO C1 PE MASK
                                      0x2u
#define UARTO C1 PE SHIFT
                                     1
#define UARTO C1 PE WIDTH
                                      1
#define UARTO C1 PE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 PE SHIFT))&UARTO C1 PE MASK)
#define UARTO C1 ILT MASK
                                      0x4u
#define UARTO C1 ILT SHIFT
                                     2
#define UARTO C1 ILT WIDTH
                                      1
#define UARTO C1 ILT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 ILT SHIFT))&UARTO C1 ILT MASK)
#define UARTO C1 WAKE MASK
                                        0x8u
#define UARTO C1 WAKE SHIFT
                                       3
#define UARTO C1 WAKE WIDTH
                                         1
#define UARTO C1 WAKE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 WAKE SHIFT))&UARTO C1 WAKE MASK)
#define UARTO C1 M MASK
                                     0x10u
#define UARTO C1 M SHIFT
                                     4
#define UARTO C1 M WIDTH
#define UARTO C1 M(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 C1 M SHIFT)) \& UART0 C1 M MASK)
#define UARTO C1 RSRC MASK
                                       0x20u
#define UARTO C1 RSRC SHIFT
                                       5
#define UARTO C1 RSRC WIDTH
                                        1
#define UARTO C1 RSRC(x)
```

```
(((uint8 t)(((uint8 t)(x)) << UARTO C1 RSRC SHIFT))&UARTO C1 RSRC MASK)
#define UARTO C1 DOZEEN MASK
                                          0x40u
#define UARTO C1 DOZEEN SHIFT
                                         6
#define UARTO C1 DOZEEN WIDTH
                                          1
#define UARTO C1 DOZEEN(x)
(((uint8 t)(((uint8 t)(x))<<UART0 C1 DOZEEN SHIFT))&UART0 C1 DOZEEN MASK)
#define UARTO C1 LOOPS MASK
                                         0x80u
#define UARTO C1 LOOPS SHIFT
                                        7
#define UARTO C1 LOOPS WIDTH
                                         1
#define UARTO C1 LOOPS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 LOOPS SHIFT))&UARTO C1 LOOPS MASK)
/* C2 Bit Fields */
#define UARTO C2 SBK MASK
                                       0x1u
#define UARTO C2 SBK SHIFT
                                      0
#define UARTO C2 SBK WIDTH
                                        1
#define UARTO C2 SBK(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 SBK SHIFT))&UARTO C2 SBK MASK)
#define UARTO C2 RWU MASK
                                        0x2u
#define UARTO C2 RWU SHIFT
                                       1
#define UART0_C2_RWU_WIDTH
                                        1
#define UARTO C2 RWU(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 RWU SHIFT))&UARTO C2 RWU MASK)
#define UARTO C2 RE MASK
                                      0x4u
#define UARTO C2 RE SHIFT
                                      2
#define UARTO C2 RE WIDTH
                                       1
#define UARTO C2 RE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 RE SHIFT))&UARTO C2 RE MASK)
#define UARTO C2 TE MASK
                                      0x8u
#define UARTO C2 TE SHIFT
                                      3
#define UARTO C2 TE WIDTH
                                       1
#define UART0 C2 TE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 TE SHIFT))&UARTO C2 TE MASK)
#define UARTO C2 ILIE MASK
                                      0x10u
#define UARTO C2 ILIE SHIFT
                                      4
#define UARTO C2 ILIE WIDTH
                                       1
#define UARTO C2 ILIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 ILIE SHIFT))&UARTO C2 ILIE MASK)
#define UARTO C2 RIE MASK
                                      0x20u
#define UARTO C2 RIE SHIFT
                                      5
#define UARTO C2 RIE WIDTH
#define UARTO C2 RIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 RIE SHIFT))&UARTO C2 RIE MASK)
#define UARTO C2 TCIE MASK
                                       0x40u
#define UARTO C2 TCIE SHIFT
#define UARTO C2 TCIE WIDTH
                                        1
#define UARTO C2 TCIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 TCIE SHIFT))&UARTO C2 TCIE MASK)
#define UARTO C2 TIE MASK
                                      0x80u
                                      7
#define UARTO C2 TIE SHIFT
#define UARTO C2 TIE WIDTH
                                       1
#define UARTO C2 TIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 TIE SHIFT))&UARTO C2 TIE MASK)
```

```
/* S1 Bit Fields */
#define UARTO S1 PF MASK
                                      0x1u
#define UARTO S1 PF SHIFT
                                      0
#define UARTO S1 PF WIDTH
                                       1
#define UART0 S1_PF(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 S1 PF SHIFT)) \& UART0 S1 PF MASK)
#define UARTO S1 FE MASK
                                       0x2u
#define UARTO S1 FE SHIFT
                                      1
#define UARTO S1 FE_WIDTH
                                       1
#define UARTO S1 FE(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 S1 FE SHIFT)) \& UART0 S1 FE MASK)
#define UARTO S1 NF MASK
                                       0x4u
                                      2
#define UARTO S1 NF SHIFT
#define UARTO S1 NF WIDTH
                                       1
#define UARTO S1 NF(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 S1 NF SHIFT)) \& UART0 S1 NF MASK)
#define UARTO S1 OR MASK
                                       0x8u
#define UARTO S1 OR SHIFT
                                      3
#define UARTO S1 OR WIDTH
                                        1
#define UARTO S1 OR(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 S1 OR SHIFT)) \& UART0 S1 OR MASK)
                                        0x10u
#define UARTO S1 IDLE MASK
#define UARTO S1 IDLE SHIFT
                                       4
#define UARTO S1 IDLE WIDTH
                                        1
#define UARTO S1 IDLE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 IDLE SHIFT))&UARTO S1 IDLE MASK)
#define UARTO S1 RDRF MASK
                                        0x20u
#define UARTO S1 RDRF SHIFT
                                        5
#define UARTO S1 RDRF WIDTH
                                         1
#define UARTO S1 RDRF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 RDRF SHIFT))&UARTO S1 RDRF MASK)
#define UARTO S1 TC MASK
                                       0x40u
#define UARTO S1 TC SHIFT
                                      6
#define UARTO S1 TC WIDTH
                                       1
#define UARTO S1 TC(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 TC SHIFT))&UARTO S1 TC MASK)
#define UARTO S1 TDRE MASK
                                        0x80u
#define UARTO S1 TDRE SHIFT
                                        7
#define UARTO S1 TDRE WIDTH
                                         1
#define UARTO S1 TDRE(x)
(((uint8 t)(((uint8 t)(x)) < UARTO S1 TDRE SHIFT))&UARTO S1 TDRE MASK)
/* S2 Bit Fields */
#define UARTO S2 RAF MASK
                                        0x1u
#define UARTO S2 RAF SHIFT
                                       0
#define UARTO S2 RAF WIDTH
                                        1
#define UART0 S2 RAF(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 S2 RAF SHIFT)) \& UART0 S2 RAF MASK)
#define UARTO S2 LBKDE MASK
                                         0x2u
#define UARTO S2 LBKDE SHIFT
                                         1
#define UARTO S2 LBKDE WIDTH
                                          1
#define UARTO S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 LBKDE SHIFT))&UARTO S2 LBKDE MASK)
```

```
#define UARTO S2 BRK13 MASK
                                        0x4u
#define UARTO S2 BRK13 SHIFT
#define UARTO S2 BRK13 WIDTH
                                        1
#define UARTO S2 BRK13(x)
(((uint8 t)(((uint8 t)(x))<<UART0 S2 BRK13 SHIFT))&UART0 S2 BRK13 MASK)
#define UARTO S2 RWUID MASK
                                        0x8u
#define UARTO S2 RWUID SHIFT
                                        3
#define UARTO S2 RWUID WIDTH
                                         1
#define UARTO S2 RWUID(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RWUID SHIFT))&UARTO S2 RWUID MASK)
#define UARTO S2 RXINV MASK
                                        0x10u
#define UARTO S2 RXINV SHIFT
#define UARTO S2 RXINV WIDTH
                                         1
#define UARTO S2 RXINV(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RXINV SHIFT))&UARTO S2 RXINV MASK)
#define UARTO S2 MSBF MASK
                                       0x20u
#define UARTO S2 MSBF SHIFT
                                       5
#define UARTO S2 MSBF WIDTH
#define UARTO S2 MSBF(x)
(((uint8_t)(((uint8_t)(x)) < UART0_S2_MSBF_SHIFT))&UART0_S2_MSBF_MASK)
#define UARTO S2 RXEDGIF MASK
                                         0x40u
#define UARTO S2 RXEDGIF SHIFT
                                         6
#define UARTO S2 RXEDGIF WIDTH
                                          1
#define UARTO S2 RXEDGIF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 RXEDGIF SHIFT))&UARTO S2 RXEDGIF MASK)
#define UARTO S2 LBKDIF MASK
                                        0x80u
                                        7
#define UARTO S2 LBKDIF SHIFT
#define UARTO S2 LBKDIF WIDTH
                                         1
#define UARTO S2 LBKDIF(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 LBKDIF SHIFT))&UARTO S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UARTO C3 PEIE MASK
                                       0x1u
#define UARTO C3 PEIE SHIFT
                                      0
#define UARTO C3 PEIE WIDTH
                                       1
#define UARTO C3 PEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 PEIE SHIFT))&UARTO C3 PEIE MASK)
#define UARTO C3 FEIE MASK
                                       0x2u
#define UARTO C3 FEIE SHIFT
                                      1
#define UARTO C3 FEIE WIDTH
                                       1
#define UARTO C3 FEIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 FEIE SHIFT))&UARTO C3 FEIE MASK)
#define UARTO C3 NEIE MASK
                                       0x4u
#define UARTO C3 NEIE SHIFT
                                      2
#define UARTO C3 NEIE WIDTH
                                       1
#define UARTO C3 NEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 NEIE SHIFT))&UARTO C3 NEIE MASK)
#define UARTO C3 ORIE MASK
                                       0x8u
                                      3
#define UARTO C3 ORIE SHIFT
#define UARTO C3 ORIE WIDTH
#define UARTO C3 ORIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 ORIE SHIFT))&UARTO C3 ORIE MASK)
#define UARTO C3 TXINV MASK
                                        0x10u
```

```
#define UARTO C3 TXINV SHIFT
#define UARTO C3 TXINV WIDTH
#define UARTO C3 TXINV(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 TXINV SHIFT))&UARTO C3 TXINV MASK)
#define UARTO C3 TXDIR MASK
                                         0x20u
                                        5
#define UARTO C3 TXDIR SHIFT
#define UARTO C3 TXDIR WIDTH
                                         1
#define UARTO C3 TXDIR(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 TXDIR SHIFT))&UARTO C3 TXDIR MASK)
#define UARTO C3 R9T8 MASK
                                        0x40u
#define UARTO C3 R9T8 SHIFT
#define UARTO C3 R9T8 WIDTH
                                        1
#define UARTO C3 R9T8(x)
(((uint8 t)(((uint8 t)(x))<<UART0 C3 R9T8 SHIFT))&UART0 C3 R9T8 MASK)
#define UARTO C3 R8T9 MASK
                                        0x80u
                                       7
#define UARTO C3 R8T9 SHIFT
#define UARTO C3 R8T9 WIDTH
                                        1
#define UARTO C3 R8T9(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 C3 R8T9 SHIFT)) \& UART0 C3 R8T9 MASK)
/* D Bit Fields */
#define UARTO D R0T0 MASK
                                       0x1u
                                       0
#define UARTO D ROTO SHIFT
#define UARTO D ROTO WIDTH
                                        1
#define UARTO D R0T0(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 D R0T0 SHIFT)) \& UART0 D R0T0 MASK)
#define UARTO D R1T1 MASK
                                       0x2u
#define UARTO D R1T1 SHIFT
                                       1
#define UARTO D R1T1 WIDTH
                                        1
#define UARTO D R1T1(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 D R1T1 SHIFT)) \& UART0 D R1T1 MASK)
#define UART0 D R2T2_MASK
                                       0x4u
#define UARTO D R2T2 SHIFT
                                       2
#define UARTO D R2T2 WIDTH
                                        1
#define UARTO D R2T2(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 D R2T2 SHIFT)) \& UART0 D R2T2 MASK)
#define UARTO D R3T3 MASK
                                       0x8u
#define UARTO D R3T3 SHIFT
                                       3
#define UARTO D R3T3 WIDTH
                                        1
#define UARTO D R3T3(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 D R3T3 SHIFT)) \& UART0 D R3T3 MASK)
#define UARTO D R4T4 MASK
                                       0x10u
#define UARTO D R4T4 SHIFT
                                       4
#define UARTO D R4T4 WIDTH
                                        1
#define UARTO D R4T4(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 D R4T4 SHIFT)) \& UART0 D R4T4 MASK)
#define UARTO D R5T5 MASK
                                       0x20u
                                       5
#define UARTO D R5T5 SHIFT
#define UARTO D R5T5 WIDTH
                                        1
#define UARTO D R5T5(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 D R5T5 SHIFT)) \& UART0 D R5T5 MASK)
                                       0x40u
#define UARTO D R6T6 MASK
#define UARTO D R6T6_SHIFT
                                       6
```

```
#define UARTO D R6T6 WIDTH
                                       1
#define UARTO D R6T6(x)
(((uint8 t)(((uint8 t)(x)) \le UART0 D R6T6 SHIFT)) \& UART0 D R6T6 MASK)
#define UARTO D R7T7 MASK
                                      0x80u
#define UARTO D R7T7 SHIFT
                                      7
#define UARTO D R7T7 WIDTH
                                       1
#define UARTO D R7T7(x)
(((uint8_t)(((uint8_t)(x)) << UART0_D_R7T7_SHIFT))&UART0_D_R7T7_MASK)
/* MA1 Bit Fields */
#define UARTO MA1 MA MASK
                                        0xFFu
#define UARTO MA1 MA SHIFT
                                       0
#define UARTO MA1 MA WIDTH
                                        8
#define UARTO MA1 MA(x)
(((uint8 t)(((uint8 t)(x)) << UARTO MA1 MA SHIFT))&UARTO MA1 MA MASK)
/* MA2 Bit Fields */
#define UARTO MA2 MA MASK
                                        0xFFu
#define UARTO MA2 MA SHIFT
                                       0
#define UARTO MA2 MA WIDTH
                                        8
#define UARTO MA2 MA(x)
(((uint8 t)(((uint8 t)(x))<<UARTO MA2 MA SHIFT))&UARTO MA2 MA MASK)
/* C4 Bit Fields */
#define UARTO C4 OSR MASK
                                      0x1Fu
#define UARTO C4 OSR_SHIFT
                                      0
#define UARTO C4 OSR WIDTH
                                       5
#define UARTO C4 OSR(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C4 OSR SHIFT))&UARTO C4 OSR MASK)
#define UARTO C4 M10 MASK
                                      0x20u
#define UARTO C4 M10 SHIFT
                                      5
#define UART0 C4 M10_WIDTH
                                       1
#define UARTO C4 M10(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C4 M10 SHIFT))&UARTO C4 M10 MASK)
                                        0x40u
#define UARTO C4 MAEN2 MASK
#define UARTO C4 MAEN2 SHIFT
                                        6
#define UARTO C4 MAEN2 WIDTH
                                         1
#define UARTO C4 MAEN2(x)
(((uint8 t)(((uint8 t)(x))<<UART0 C4 MAEN2 SHIFT))&UART0 C4 MAEN2 MASK)
#define UARTO C4 MAEN1 MASK
                                        0x80u
#define UARTO C4 MAEN1 SHIFT
                                        7
#define UARTO C4 MAEN1 WIDTH
                                         1
#define UARTO C4 MAEN1(x)
(((uint8 t)(((uint8 t)(x))<<UART0 C4 MAEN1 SHIFT))&UART0 C4 MAEN1 MASK)
/* C5 Bit Fields */
#define UARTO C5 RESYNCDIS MASK
                                          0x1u
#define UARTO C5 RESYNCDIS SHIFT
                                          0
#define UARTO C5 RESYNCDIS WIDTH
                                           1
#define UARTO C5 RESYNCDIS(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C5 RESYNCDIS SHIFT))&UARTO C5 RESYNCDIS MASK)
#define UARTO C5 BOTHEDGE MASK
                                           0x2u
#define UARTO C5 BOTHEDGE SHIFT
                                          1
#define UARTO C5 BOTHEDGE WIDTH
                                           1
#define UARTO C5 BOTHEDGE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C5 BOTHEDGE SHIFT))&UARTO C5 BOTHEDGE MASK)
```

```
#define UARTO C5 RDMAE MASK
                                         0x20u
#define UARTO C5 RDMAE SHIFT
#define UARTO C5 RDMAE WIDTH
                                         1
#define UARTO C5 RDMAE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 RDMAE SHIFT))&UARTO_C5_RDMAE_MASK)
#define UARTO C5 TDMAE MASK
                                         0x80u
#define UARTO C5 TDMAE SHIFT
                                        7
#define UARTO C5 TDMAE WIDTH
                                         1
#define UARTO C5 TDMAE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C5 TDMAE SHIFT))&UARTO C5 TDMAE MASK)
/*!
* (a)}
*//* end of group UARTO Register Masks */
/* UARTO - Peripheral instance base addresses */
/** Peripheral UART0 base address */
#define UARTO BASE
                                 (0x4006A000u)
/** Peripheral UART0 base pointer */
#define UART0
                              ((UART0 Type *)UART0 BASE)
#define UARTO BASE PTR
                                    (UARTO)
/** Array initializer of UART0 peripheral base addresses */
#define UARTO BASE ADDRS
                                      { UARTO BASE }
/** Array initializer of UART0 peripheral base pointers */
#define UARTO BASE PTRS
                                    { UARTO }
/* ______
 -- UART0 - Register accessor macros
/*!
* @addtogroup UARTO Register Accessor Macros UARTO - Register accessor macros
* @{
*/
/* UARTO - Register instance definitions */
/* UARTO */
#define UARTO BDH
                                 UARTO BDH REG(UARTO)
#define UARTO BDL
                                 UARTO BDL REG(UARTO)
#define UART0 C1
                               UARTO C1 REG(UARTO)
#define UART0 C2
                               UARTO C2 REG(UARTO)
#define UARTO S1
                               UARTO S1 REG(UARTO)
#define UARTO S2
                               UARTO S2 REG(UARTO)
#define UART0 C3
                               UARTO C3 REG(UARTO)
#define UART0 D
                               UARTO D REG(UARTO)
#define UARTO MA1
                                 UARTO MA1 REG(UARTO)
#define UART0 MA2
                                 UARTO MA2 REG(UARTO)
#define UART0 C4
                               UARTO C4 REG(UARTO)
#define UART0 C5
                               UARTO C5 REG(UARTO)
```

```
/*!
* (a)}
*//* end of group UARTO Register Accessor Macros */
/*!
* (a)}
*//* end of group UARTO Peripheral Access Layer */
  ______
 -- USB Peripheral Access Layer
/*!
* @addtogroup USB Peripheral Access Layer USB Peripheral Access Layer
* @{
*/
/** USB - Register Layout Typedef */
typedef struct {
 I uint8 t PERID;
                                    /**< Peripheral ID register, offset: 0x0 */
   uint8 t RESERVED 0[3];
 I uint8 t IDCOMP;
                                     /**< Peripheral ID Complement register, offset: 0x4 */
   uint8 t RESERVED 1[3];
                                   /**< Peripheral Revision register, offset: 0x8 */
 I uint8 t REV;
   uint8 t RESERVED 2[3];
  I uint8 t ADDINFO;
                                      /**< Peripheral Additional Info register, offset: 0xC */
   uint8 t RESERVED 3[3];
   IO uint8 t OTGISTAT;
                                        /**< OTG Interrupt Status register, offset: 0x10 */
   uint8 t RESERVED 4[3];
  IO uint8 t OTGICR;
                                      /**< OTG Interrupt Control Register, offset: 0x14 */
   uint8 t RESERVED 5[3];
   IO uint8 t OTGSTAT;
                                        /**< OTG Status register, offset: 0x18 */
   uint8 t RESERVED 6[3];
                                       /**< OTG Control register, offset: 0x1C */
   IO uint8 t OTGCTL;
   uint8 t RESERVED 7[99];
   IO uint8 t ISTAT;
                                     /**< Interrupt Status register, offset: 0x80 */
   uint8 t RESERVED 8[3];
   IO uint8 t INTEN;
                                     /**< Interrupt Enable register, offset: 0x84 */
   uint8 t RESERVED 9[3];
   IO uint8 t ERRSTAT;
                                       /**< Error Interrupt Status register, offset: 0x88 */
   uint8 t RESERVED 10[3];
  _IO uint8 t ERREN;
                                      /**< Error Interrupt Enable register, offset: 0x8C */
   uint8 t RESERVED 11[3];
 I uint8 t STAT;
                                    /** Status register, offset: 0x90 */
   uint8 t RESERVED 12[3];
                                    /**< Control register, offset: 0x94 */
   IO uint8 t CTL;
   uint8 t RESERVED 13[3];
   IO uint8 t ADDR;
                                     /**< Address register, offset: 0x98 */
   uint8 t RESERVED 14[3];
   IO uint8 t BDTPAGE1;
                                        /**< BDT Page Register 1, offset: 0x9C */
```

```
uint8 t RESERVED 15[3];
  IO uint8_t FRMNUML;
                                       /**< Frame Number Register Low, offset: 0xA0 */
   uint8 t RESERVED 16[3];
   IO uint8 t FRMNUMH;
                                        /**< Frame Number Register High, offset: 0xA4 */
   uint8 t RESERVED 17[3];
  IO uint8 t TOKEN;
                                     /**< Token register, offset: 0xA8 */
   uint8 t RESERVED 18[3];
                                      /** SOF Threshold Register, offset: 0xAC */
   IO uint8 t SOFTHLD;
   uint8 t RESERVED 19[3];
  IO uint8 t BDTPAGE2;
                                       /** BDT Page Register 2, offset: 0xB0 */
   uint8 t RESERVED 20[3];
   IO uint8 t BDTPAGE3;
                                       /**< BDT Page Register 3, offset: 0xB4 */
   uint8 t RESERVED 21[11];
                             /* offset: 0xC0, array step: 0x4 */
 struct {
                                     /**< Endpoint Control register, array offset: 0xC0, array step: 0x4 */
   IO uint8 t ENDPT;
    uint8 t RESERVED 0[3];
 } ENDPOINT[16];
                                      /**< USB Control register, offset: 0x100 */
 IO uint8 t USBCTRL;
   uint8 t RESERVED 22[3];
                                     /**< USB OTG Observe register, offset: 0x104 */
  _I uint8_t OBSERVE;
   uint8 t RESERVED 23[3];
                                       /**< USB OTG Control register, offset: 0x108 */
  IO uint8 t CONTROL;
   uint8 t RESERVED 24[3];
  IO uint8 t USBTRC0;
                                      /**< USB Transceiver Control Register 0, offset: 0x10C */
   uint8 t RESERVED 25[7];
   IO uint8 t USBFRMADJUST;
                                          /**< Frame Adjust Register, offset: 0x114 */
} USB Type, *USB MemMapPtr;
 -- USB - Register accessor macros
* @addtogroup USB Register Accessor Macros USB - Register accessor macros
* @{
*/
/* USB - Register accessors */
#define USB PERID REG(base)
                                         ((base)->PERID)
                                           ((base)->IDCOMP)
#define USB IDCOMP REG(base)
#define USB REV REG(base)
                                        ((base)->REV)
#define USB ADDINFO REG(base)
                                            ((base)->ADDINFO)
#define USB OTGISTAT REG(base)
                                            ((base)->OTGISTAT)
#define USB OTGICR REG(base)
                                          ((base)->OTGICR)
#define USB OTGSTAT REG(base)
                                            ((base)->OTGSTAT)
#define USB OTGCTL REG(base)
                                           ((base)->OTGCTL)
#define USB ISTAT REG(base)
                                         ((base)->ISTAT)
#define USB INTEN REG(base)
                                         ((base)->INTEN)
#define USB ERRSTAT REG(base)
                                            ((base)->ERRSTAT)
#define USB ERREN REG(base)
                                          ((base)->ERREN)
#define USB STAT REG(base)
                                         ((base)->STAT)
```

```
#define USB CTL REG(base)
                                   ((base)->CTL)
#define USB ADDR REG(base)
                                    ((base)->ADDR)
#define USB BDTPAGE1 REG(base)
                                       ((base)->BDTPAGE1)
#define USB FRMNUML REG(base)
                                       ((base)->FRMNUML)
#define USB FRMNUMH REG(base)
                                       ((base)->FRMNUMH)
#define USB TOKEN REG(base)
                                     ((base)->TOKEN)
#define USB SOFTHLD REG(base)
                                      ((base)->SOFTHLD)
#define USB BDTPAGE2 REG(base)
                                       ((base)->BDTPAGE2)
#define USB BDTPAGE3 REG(base)
                                       ((base)->BDTPAGE3)
#define USB ENDPT REG(base,index)
                                      ((base)->ENDPOINT[index].ENDPT)
#define USB ENDPT COUNT
                                     16
#define USB USBCTRL REG(base)
                                      ((base)->USBCTRL)
#define USB OBSERVE REG(base)
                                      ((base)->OBSERVE)
#define USB CONTROL REG(base)
                                      ((base)->CONTROL)
#define USB USBTRC0 REG(base)
                                      ((base)->USBTRC0)
#define USB USBFRMADJUST REG(base)
                                          ((base)->USBFRMADJUST)
/*!
* (a)}
*//* end of group USB Register Accessor Macros */
/* ______
 -- USB Register Masks
 */
/*!
* @addtogroup USB Register Masks USB Register Masks
* @{
/* PERID Bit Fields */
#define USB PERID ID MASK
                                     0x3Fu
#define USB PERID ID SHIFT
                                    0
#define USB PERID ID WIDTH
                                     6
#define USB PERID ID(x)
(((uint8 t)(((uint8 t)(x)) << USB PERID ID SHIFT))&USB PERID ID MASK)
/* IDCOMP Bit Fields */
#define USB IDCOMP NID MASK
                                       0x3Fu
#define USB IDCOMP NID SHIFT
                                      0
#define USB IDCOMP NID WIDTH
                                       6
#define USB IDCOMP NID(x)
(((uint8 t)(((uint8 t)(x)) << USB IDCOMP NID SHIFT))&USB IDCOMP NID MASK)
/* REV Bit Fields */
#define USB REV REV MASK
                                     0xFFu
#define USB_REV_REV_SHIFT
                                     0
#define USB REV REV WIDTH
                                      8
#define USB REV REV(x)
(((uint8 t)(((uint8 t)(x)) << USB REV REV SHIFT))&USB REV REV MASK)
/* ADDINFO Bit Fields */
#define USB ADDINFO IEHOST MASK
                                          0x1u
#define USB ADDINFO IEHOST SHIFT
                                         0
```

```
#define USB ADDINFO IEHOST WIDTH
#define USB ADDINFO IEHOST(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDINFO IEHOST SHIFT))&USB ADDINFO IEHOST MASK)
#define USB ADDINFO IRONUM MASK
                                          0xF8u
#define USB ADDINFO IRONUM SHIFT
                                          5
#define USB ADDINFO IRQNUM WIDTH
#define USB ADDINFO IRQNUM(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDINFO IRQNUM SHIFT))&USB ADDINFO IRQNUM MASK)
/* OTGISTAT Bit Fields */
#define USB OTGISTAT AVBUSCHG MASK
                                            0x1u
#define USB OTGISTAT AVBUSCHG SHIFT
                                           0
#define USB OTGISTAT AVBUSCHG WIDTH
                                            1
#define USB OTGISTAT AVBUSCHG(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGISTAT AVBUSCHG SHIFT))&USB_OTGISTAT_AVBUSCHG_MAS
K)
#define USB OTGISTAT B SESS CHG MASK
                                            0x4u
#define USB OTGISTAT B SESS CHG SHIFT
                                           2
#define USB OTGISTAT B SESS CHG WIDTH
#define USB OTGISTAT B SESS CHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT B SESS CHG SHIFT))&USB OTGISTAT B SESS CHG MA
SK)
#define USB OTGISTAT SESSVLDCHG MASK
                                             0x8u
#define USB OTGISTAT SESSVLDCHG SHIFT
                                            3
#define USB OTGISTAT SESSVLDCHG WIDTH
#define USB OTGISTAT SESSVLDCHG(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGISTAT SESSVLDCHG SHIFT))&USB OTGISTAT SESSVLDCHG M
ASK)
#define USB OTGISTAT LINE STATE CHG MASK
                                               0x20u
#define USB OTGISTAT LINE STATE CHG SHIFT
                                              5
#define USB OTGISTAT LINE STATE CHG WIDTH
                                               1
#define USB OTGISTAT LINE STATE CHG(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGISTAT LINE STATE CHG SHIFT))&USB OTGISTAT LINE STAT
E CHG MASK)
#define USB OTGISTAT ONEMSEC MASK
                                           0x40u
#define USB OTGISTAT ONEMSEC SHIFT
                                          6
#define USB OTGISTAT ONEMSEC WIDTH
                                            1
#define USB OTGISTAT ONEMSEC(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT ONEMSEC SHIFT))&USB OTGISTAT ONEMSEC MASK)
#define USB OTGISTAT IDCHG MASK
                                         0x80u
#define USB OTGISTAT IDCHG SHIFT
                                         7
#define USB OTGISTAT IDCHG WIDTH
                                          1
#define USB OTGISTAT IDCHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT IDCHG SHIFT))&USB OTGISTAT IDCHG MASK)
/* OTGICR Bit Fields */
#define USB OTGICR AVBUSEN MASK
                                          0x1u
#define USB OTGICR AVBUSEN SHIFT
                                         0
#define USB OTGICR AVBUSEN WIDTH
                                          1
#define USB OTGICR AVBUSEN(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGICR AVBUSEN SHIFT))&USB OTGICR AVBUSEN MASK)
#define USB OTGICR BSESSEN MASK
                                         0x4u
#define USB OTGICR BSESSEN SHIFT
                                        2
#define USB OTGICR BSESSEN WIDTH
```

```
#define USB OTGICR BSESSEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR BSESSEN SHIFT))&USB OTGICR BSESSEN MASK)
#define USB OTGICR SESSVLDEN MASK
                                          0x8u
#define USB OTGICR SESSVLDEN SHIFT
                                          3
#define USB OTGICR SESSVLDEN WIDTH
                                           1
#define USB OTGICR SESSVLDEN(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGICR SESSVLDEN SHIFT))&USB OTGICR SESSVLDEN MASK)
#define USB OTGICR LINESTATEEN MASK
                                           0x20u
#define USB OTGICR LINESTATEEN SHIFT
                                           5
#define USB OTGICR LINESTATEEN WIDTH
                                            1
#define USB_OTGICR_LINESTATEEN(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGICR LINESTATEEN SHIFT))&USB OTGICR LINESTATEEN MAS
K)
#define USB OTGICR ONEMSECEN MASK
                                           0x40u
#define USB OTGICR ONEMSECEN SHIFT
                                           6
#define USB OTGICR ONEMSECEN WIDTH
#define USB OTGICR ONEMSECEN(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGICR ONEMSECEN SHIFT))&USB OTGICR ONEMSECEN MASK)
#define USB OTGICR IDEN MASK
                                       0x80u
                                      7
#define USB OTGICR IDEN SHIFT
#define USB OTGICR IDEN WIDTH
                                       1
#define USB OTGICR IDEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR IDEN SHIFT))&USB OTGICR IDEN MASK)
/* OTGSTAT Bit Fields */
#define USB OTGSTAT AVBUSVLD MASK
                                            0x1u
#define USB OTGSTAT AVBUSVLD SHIFT
                                           0
#define USB OTGSTAT AVBUSVLD WIDTH
#define USB OTGSTAT AVBUSVLD(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT AVBUSVLD SHIFT))&USB OTGSTAT AVBUSVLD MASK)
#define USB OTGSTAT BSESSEND MASK
                                           0x4u
#define USB OTGSTAT BSESSEND SHIFT
                                          2
#define USB OTGSTAT BSESSEND WIDTH
                                           1
#define USB OTGSTAT BSESSEND(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT BSESSEND SHIFT))&USB OTGSTAT BSESSEND MASK)
#define USB OTGSTAT SESS VLD MASK
                                          0x8u
#define USB OTGSTAT SESS VLD SHIFT
                                          3
#define USB OTGSTAT SESS VLD WIDTH
                                           1
#define USB OTGSTAT SESS VLD(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT SESS VLD SHIFT))&USB OTGSTAT SESS VLD MASK)
#define USB OTGSTAT LINESTATESTABLE MASK
                                               0x20u
#define USB OTGSTAT LINESTATESTABLE SHIFT
                                               5
#define USB OTGSTAT LINESTATESTABLE WIDTH
#define USB OTGSTAT LINESTATESTABLE(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT LINESTATESTABLE SHIFT))&USB OTGSTAT LINESTATE
STABLE MASK)
#define USB_OTGSTAT_ONEMSECEN_MASK
                                            0x40u
#define USB OTGSTAT ONEMSECEN SHIFT
                                            6
#define USB OTGSTAT ONEMSECEN WIDTH
#define USB OTGSTAT ONEMSECEN(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGSTAT ONEMSECEN SHIFT))&USB OTGSTAT ONEMSECEN MAS
K)
                                      0x80u
#define USB OTGSTAT ID MASK
```

```
#define USB OTGSTAT ID SHIFT
#define USB OTGSTAT ID WIDTH
#define USB OTGSTAT ID(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT ID SHIFT))&USB OTGSTAT ID MASK)
/* OTGCTL Bit Fields */
#define USB OTGCTL OTGEN MASK
                                         0x4u
#define USB OTGCTL OTGEN SHIFT
                                         2
#define USB OTGCTL OTGEN WIDTH
                                          1
#define USB OTGCTL OTGEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL OTGEN SHIFT))&USB OTGCTL OTGEN MASK)
#define USB OTGCTL DMLOW MASK
                                          0x10u
#define USB OTGCTL_DMLOW_SHIFT
#define USB OTGCTL DMLOW WIDTH
                                           1
#define USB OTGCTL DMLOW(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL DMLOW SHIFT))&USB OTGCTL DMLOW MASK)
#define USB OTGCTL DPLOW MASK
                                          0x20u
#define USB OTGCTL DPLOW SHIFT
                                         5
#define USB OTGCTL DPLOW WIDTH
#define USB OTGCTL DPLOW(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL DPLOW SHIFT))&USB OTGCTL DPLOW MASK)
#define USB OTGCTL DPHIGH MASK
                                          0x80u
#define USB OTGCTL DPHIGH SHIFT
                                         7
#define USB OTGCTL DPHIGH WIDTH
                                          1
#define USB OTGCTL DPHIGH(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGCTL DPHIGH SHIFT))&USB OTGCTL DPHIGH MASK)
/* ISTAT Bit Fields */
#define USB ISTAT USBRST MASK
                                        0x1u
#define USB ISTAT USBRST SHIFT
                                        0
#define USB ISTAT USBRST WIDTH
                                         1
#define USB ISTAT USBRST(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT_USBRST_SHIFT))&USB_ISTAT_USBRST_MASK)
#define USB ISTAT ERROR MASK
                                        0x2u
                                       1
#define USB ISTAT ERROR SHIFT
#define USB ISTAT ERROR WIDTH
                                        1
#define USB ISTAT ERROR(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT ERROR SHIFT))&USB ISTAT ERROR MASK)
#define USB ISTAT SOFTOK MASK
                                        0x4u
                                        2
#define USB ISTAT SOFTOK SHIFT
#define USB ISTAT SOFTOK WIDTH
                                         1
#define USB_ISTAT_SOFTOK(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT SOFTOK SHIFT))&USB ISTAT SOFTOK MASK)
#define USB ISTAT TOKDNE MASK
                                         0x8u
#define USB ISTAT TOKDNE SHIFT
                                        3
#define USB ISTAT TOKDNE WIDTH
                                         1
#define USB_ISTAT_TOKDNE(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT TOKDNE SHIFT))&USB ISTAT TOKDNE MASK)
#define USB ISTAT SLEEP MASK
                                       0x10u
                                      4
#define USB ISTAT SLEEP SHIFT
#define USB ISTAT SLEEP WIDTH
#define USB ISTAT SLEEP(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT SLEEP SHIFT))&USB ISTAT SLEEP MASK)
#define USB ISTAT RESUME MASK
                                         0x20u
```

```
#define USB ISTAT RESUME SHIFT
                                        5
#define USB ISTAT RESUME WIDTH
#define USB_ISTAT_RESUME(x)
(((uint8 t)(((uint8 t)(x))<<USB ISTAT RESUME SHIFT))&USB ISTAT RESUME MASK)
#define USB ISTAT ATTACH MASK
                                        0x40u
#define USB ISTAT ATTACH SHIFT
                                        6
#define USB ISTAT ATTACH WIDTH
#define USB_ISTAT_ATTACH(x)
(((uint8 t)(((uint8 t)(x))<<USB ISTAT ATTACH SHIFT))&USB ISTAT ATTACH MASK)
#define USB ISTAT STALL MASK
                                       0x80u
                                      7
#define USB ISTAT STALL SHIFT
#define USB ISTAT STALL WIDTH
                                        1
#define USB ISTAT STALL(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT STALL SHIFT))&USB ISTAT STALL MASK)
/* INTEN Bit Fields */
#define USB INTEN USBRSTEN MASK
                                          0x1u
#define USB INTEN USBRSTEN SHIFT
                                         0
#define USB INTEN USBRSTEN WIDTH
#define USB INTEN USBRSTEN(x)
(((uint8 t)(((uint8 t)(x))<<USB INTEN USBRSTEN SHIFT))&USB INTEN USBRSTEN MASK)
#define USB INTEN ERROREN MASK
                                         0x2u
#define USB INTEN ERROREN SHIFT
                                         1
#define USB INTEN ERROREN WIDTH
                                          1
#define USB INTEN ERROREN(x)
(((uint8 t)(((uint8 t)(x))<<USB INTEN ERROREN SHIFT))&USB INTEN ERROREN MASK)
#define USB INTEN SOFTOKEN MASK
                                          0x4u
                                         2
#define USB INTEN SOFTOKEN SHIFT
#define USB INTEN SOFTOKEN WIDTH
                                          1
#define USB INTEN SOFTOKEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN SOFTOKEN SHIFT))&USB INTEN SOFTOKEN MASK)
#define USB INTEN TOKDNEEN MASK
                                          0x8u
#define USB INTEN TOKDNEEN SHIFT
                                          3
#define USB INTEN TOKDNEEN WIDTH
                                           1
#define USB INTEN TOKDNEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN TOKDNEEN SHIFT))&USB INTEN TOKDNEEN MASK)
#define USB INTEN SLEEPEN MASK
                                         0x10u
#define USB INTEN SLEEPEN SHIFT
                                        4
#define USB INTEN SLEEPEN WIDTH
                                         1
#define USB INTEN SLEEPEN(x)
(((uint8 t)(((uint8 t)(x))<<USB INTEN SLEEPEN SHIFT))&USB INTEN SLEEPEN MASK)
#define USB INTEN RESUMEEN MASK
                                          0x20u
                                          5
#define USB INTEN RESUMEEN SHIFT
#define USB INTEN RESUMEEN WIDTH
                                           1
#define USB_INTEN_RESUMEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN RESUMEEN SHIFT))&USB INTEN RESUMEEN MASK)
#define USB_INTEN_ATTACHEN_MASK
                                          0x40u
#define USB INTEN ATTACHEN SHIFT
                                          6
#define USB INTEN ATTACHEN WIDTH
#define USB INTEN ATTACHEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN ATTACHEN SHIFT))&USB INTEN ATTACHEN MASK)
#define USB INTEN STALLEN MASK
                                         0x80u
#define USB_INTEN STALLEN SHIFT
                                        7
```

```
#define USB INTEN STALLEN WIDTH
#define USB INTEN STALLEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN STALLEN SHIFT))&USB INTEN STALLEN MASK)
/* ERRSTAT Bit Fields */
#define USB ERRSTAT PIDERR MASK
                                         0x1u
#define USB ERRSTAT PIDERR SHIFT
                                         0
#define USB ERRSTAT PIDERR WIDTH
                                          1
#define USB ERRSTAT PIDERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT PIDERR SHIFT))&USB ERRSTAT PIDERR MASK)
#define USB ERRSTAT CRC5EOF MASK
                                          0x2u
#define USB ERRSTAT CRC5EOF SHIFT
                                          1
#define USB ERRSTAT CRC5EOF WIDTH
#define USB ERRSTAT CRC5EOF(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT CRC5EOF SHIFT))&USB ERRSTAT CRC5EOF MASK)
#define USB_ERRSTAT CRC16 MASK
                                         0x4u
#define USB ERRSTAT CRC16 SHIFT
#define USB ERRSTAT CRC16 WIDTH
                                         1
#define USB ERRSTAT CRC16(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT CRC16 SHIFT))&USB ERRSTAT CRC16 MASK)
#define USB_ERRSTAT_DFN8_MASK
                                        0x8u
                                        3
#define USB ERRSTAT DFN8 SHIFT
#define USB ERRSTAT DFN8 WIDTH
                                         1
#define USB ERRSTAT DFN8(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT DFN8 SHIFT))&USB ERRSTAT DFN8 MASK)
#define USB ERRSTAT BTOERR MASK
                                          0x10u
#define USB ERRSTAT BTOERR SHIFT
                                          4
#define USB ERRSTAT BTOERR WIDTH
                                           1
#define USB ERRSTAT BTOERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTOERR SHIFT))&USB ERRSTAT BTOERR MASK)
#define USB ERRSTAT DMAERR MASK
                                           0x20u
#define USB ERRSTAT DMAERR SHIFT
                                          5
#define USB ERRSTAT DMAERR WIDTH
                                           1
#define USB ERRSTAT DMAERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT DMAERR SHIFT))&USB ERRSTAT DMAERR MASK)
#define USB ERRSTAT BTSERR MASK
                                          0x80u
#define USB ERRSTAT BTSERR SHIFT
                                         7
#define USB ERRSTAT BTSERR WIDTH
#define USB ERRSTAT BTSERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTSERR SHIFT))&USB ERRSTAT BTSERR MASK)
/* ERREN Bit Fields */
#define USB ERREN PIDERREN MASK
                                          0x1u
#define USB ERREN PIDERREN SHIFT
                                         0
#define USB ERREN PIDERREN WIDTH
                                          1
#define USB ERREN PIDERREN(x)
(((uint8 t)(((uint8 t)(x))<<USB ERREN PIDERREN SHIFT))&USB ERREN PIDERREN MASK)
#define USB_ERREN_CRC5EOFEN_MASK
                                           0x2u
#define USB ERREN CRC5EOFEN SHIFT
                                          1
#define USB ERREN CRC5EOFEN WIDTH
#define USB ERREN CRC5EOFEN(x)
(((uint8 t)(((uint8 t)(x))<<USB ERREN_CRC5EOFEN_SHIFT))&USB_ERREN_CRC5EOFEN_MASK)
#define USB ERREN CRC16EN MASK
                                         0x4u
#define USB ERREN CRC16EN SHIFT
                                        2
```

```
#define USB ERREN CRC16EN WIDTH
                                          1
#define USB ERREN CRC16EN(x)
(((uint8 t)(((uint8 t)(x))<<USB ERREN CRC16EN SHIFT))&USB ERREN CRC16EN MASK)
#define USB ERREN DFN8EN MASK
                                         0x8u
#define USB ERREN DFN8EN SHIFT
                                        3
#define USB ERREN DFN8EN WIDTH
                                         1
#define USB ERREN DFN8EN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN DFN8EN SHIFT))&USB ERREN DFN8EN MASK)
#define USB ERREN BTOERREN MASK
                                           0x10u
#define USB ERREN BTOERREN SHIFT
                                          4
#define USB ERREN BTOERREN WIDTH
                                           1
#define USB ERREN BTOERREN(x)
(((uint8 t)(((uint8 t)(x))<<USB ERREN BTOERREN SHIFT))&USB ERREN BTOERREN MASK)
#define USB ERREN DMAERREN MASK
                                           0x20u
#define USB ERREN DMAERREN SHIFT
                                           5
#define USB ERREN DMAERREN WIDTH
#define USB ERREN DMAERREN(x)
(((uint8 t)(((uint8 t)(x))<<USB ERREN DMAERREN SHIFT))&USB ERREN DMAERREN MASK)
#define USB ERREN BTSERREN MASK
                                          0x80u
                                          7
#define USB_ERREN_BTSERREN_SHIFT
#define USB ERREN BTSERREN WIDTH
                                           1
#define USB ERREN BTSERREN(x)
(((uint8 t)(((uint8 t)(x))<<USB ERREN BTSERREN SHIFT))&USB ERREN BTSERREN MASK)
/* STAT Bit Fields */
#define USB STAT ODD MASK
                                      0x4u
#define USB STAT ODD SHIFT
                                     2
#define USB STAT ODD WIDTH
#define USB STAT ODD(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT ODD SHIFT))&USB STAT ODD MASK)
#define USB STAT TX MASK
                                     0x8u
#define USB STAT TX SHIFT
                                    3
#define USB STAT TX WIDTH
                                     1
#define USB STAT TX(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT TX SHIFT))&USB STAT TX MASK)
#define USB STAT ENDP MASK
                                      0xF0u
#define USB STAT ENDP SHIFT
#define USB STAT ENDP WIDTH
#define USB STAT ENDP(x)
(((uint8 t)(((uint8 t)(x))<<USB STAT ENDP SHIFT))&USB STAT ENDP MASK)
/* CTL Bit Fields */
#define USB CTL USBENSOFEN MASK
                                          0x1u
#define USB CTL USBENSOFEN SHIFT
                                         0
#define USB CTL USBENSOFEN WIDTH
                                           1
#define USB CTL USBENSOFEN(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL USBENSOFEN SHIFT))&USB CTL USBENSOFEN MASK)
#define USB_CTL_ODDRST_MASK
                                       0x2u
#define USB CTL ODDRST SHIFT
                                       1
#define USB CTL ODDRST WIDTH
                                        1
#define USB CTL ODDRST(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL ODDRST SHIFT))&USB CTL ODDRST MASK)
                                       0x4u
#define USB CTL RESUME MASK
#define USB CTL RESUME_SHIFT
                                       2
```

```
#define USB CTL RESUME WIDTH
#define USB CTL RESUME(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL RESUME SHIFT))&USB CTL RESUME MASK)
#define USB CTL HOSTMODEEN MASK
                                           0x8u
#define USB CTL HOSTMODEEN SHIFT
                                          3
#define USB CTL HOSTMODEEN WIDTH
                                           1
#define USB CTL HOSTMODEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL HOSTMODEEN SHIFT))&USB CTL HOSTMODEEN MASK)
#define USB CTL RESET MASK
                                      0x10u
#define USB CTL RESET SHIFT
                                     4
#define USB CTL RESET WIDTH
                                       1
#define USB CTL RESET(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL RESET SHIFT))&USB CTL RESET MASK)
#define USB CTL TXSUSPENDTOKENBUSY MASK
                                                0x20u
#define USB CTL TXSUSPENDTOKENBUSY SHIFT
                                                5
#define USB CTL TXSUSPENDTOKENBUSY WIDTH
                                                 1
#define USB CTL TXSUSPENDTOKENBUSY(x)
(((uint8 t)(((uint8 t)(x))<<USB CTL TXSUSPENDTOKENBUSY SHIFT))&USB CTL TXSUSPENDTOKE
NBUSY MASK)
#define USB CTL SE0 MASK
                                    0x40u
#define USB CTL SE0 SHIFT
                                    6
#define USB CTL SE0 WIDTH
                                     1
#define USB CTL SE0(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL SE0 SHIFT))&USB CTL SE0 MASK)
#define USB CTL JSTATE MASK
                                      0x80u
#define USB CTL JSTATE SHIFT
                                      7
#define USB CTL JSTATE WIDTH
#define USB CTL JSTATE(x)
(((uint8_t)(((uint8_t)(x)) << USB_CTL JSTATE SHIFT))&USB_CTL JSTATE MASK)
/* ADDR Bit Fields */
#define USB ADDR ADDR MASK
                                       0x7Fu
#define USB ADDR ADDR SHIFT
                                       0
#define USB ADDR ADDR WIDTH
                                        7
#define USB ADDR ADDR(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDR ADDR SHIFT))&USB ADDR ADDR MASK)
#define USB ADDR LSEN MASK
                                       0x80u
#define USB ADDR LSEN SHIFT
                                      7
#define USB ADDR LSEN WIDTH
                                       1
#define USB ADDR LSEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDR LSEN SHIFT))&USB ADDR LSEN MASK)
/* BDTPAGE1 Bit Fields */
#define USB BDTPAGE1 BDTBA MASK
                                          0xFEu
#define USB BDTPAGE1 BDTBA SHIFT
                                          1
#define USB BDTPAGE1 BDTBA WIDTH
                                           7
#define USB BDTPAGE1 BDTBA(x)
(((uint8 t)(((uint8 t)(x))<<USB BDTPAGE1 BDTBA SHIFT))&USB BDTPAGE1 BDTBA MASK)
/* FRMNUML Bit Fields */
#define USB FRMNUML FRM MASK
                                         0xFFu
#define USB FRMNUML FRM SHIFT
                                         0
#define USB FRMNUML FRM WIDTH
                                          8
#define USB FRMNUML FRM(x)
(((uint8 t)(((uint8 t)(x)) << USB FRMNUML FRM SHIFT))&USB FRMNUML FRM MASK)
```

```
/* FRMNUMH Bit Fields */
#define USB FRMNUMH FRM MASK
                                         0x7u
#define USB FRMNUMH FRM SHIFT
                                        0
#define USB FRMNUMH FRM WIDTH
                                          3
#define USB FRMNUMH FRM(x)
(((uint8 t)(((uint8 t)(x))<<USB FRMNUMH FRM SHIFT))&USB FRMNUMH FRM MASK)
/* TOKEN Bit Fields */
#define USB TOKEN TOKENENDPT MASK
                                            0xFu
#define USB TOKEN TOKENENDPT SHIFT
                                           0
#define USB TOKEN TOKENENDPT WIDTH
                                            4
#define USB_TOKEN_TOKENENDPT(x)
(((uint8 t)(((uint8 t)(x))<<USB TOKEN TOKENENDPT SHIFT))&USB TOKEN TOKENENDPT MASK)
#define USB TOKEN TOKENPID MASK
                                          0xF0u
#define USB TOKEN TOKENPID SHIFT
#define USB TOKEN TOKENPID WIDTH
                                          4
#define USB_TOKEN_TOKENPID(x)
(((uint8 t)(((uint8 t)(x))<<USB TOKEN TOKENPID SHIFT))&USB TOKEN TOKENPID MASK)
/* SOFTHLD Bit Fields */
#define USB SOFTHLD CNT MASK
                                        0xFFu
#define USB SOFTHLD CNT SHIFT
                                       0
#define USB SOFTHLD CNT WIDTH
                                        8
#define USB SOFTHLD CNT(x)
(((uint8 t)(((uint8 t)(x)) << USB SOFTHLD CNT SHIFT))&USB SOFTHLD CNT MASK)
/* BDTPAGE2 Bit Fields */
#define USB BDTPAGE2 BDTBA MASK
                                          0xFFu
#define USB BDTPAGE2 BDTBA SHIFT
                                         0
                                          8
#define USB BDTPAGE2 BDTBA WIDTH
#define USB BDTPAGE2 BDTBA(x)
(((uint8 t)(((uint8 t)(x))<<USB BDTPAGE2 BDTBA SHIFT))&USB BDTPAGE2 BDTBA MASK)
/* BDTPAGE3 Bit Fields */
#define USB BDTPAGE3 BDTBA MASK
                                          0xFFu
#define USB BDTPAGE3 BDTBA SHIFT
                                         0
#define USB BDTPAGE3 BDTBA WIDTH
                                          8
#define USB BDTPAGE3 BDTBA(x)
(((uint8 t)(((uint8 t)(x)) << USB BDTPAGE3 BDTBA SHIFT))&USB BDTPAGE3 BDTBA MASK)
/* ENDPT Bit Fields */
#define USB ENDPT EPHSHK MASK
                                        0x1u
#define USB ENDPT EPHSHK SHIFT
#define USB ENDPT EPHSHK WIDTH
#define USB ENDPT EPHSHK(x)
(((uint8 t)(((uint8 t)(x))<<USB ENDPT EPHSHK SHIFT))&USB ENDPT EPHSHK MASK)
#define USB ENDPT EPSTALL MASK
                                         0x2u
#define USB ENDPT EPSTALL SHIFT
                                        1
#define USB ENDPT EPSTALL WIDTH
                                         1
#define USB ENDPT EPSTALL(x)
(((uint8 t)(((uint8 t)(x))<<USB ENDPT EPSTALL SHIFT))&USB ENDPT EPSTALL MASK)
#define USB ENDPT EPTXEN MASK
                                        0x4u
                                        2
#define USB ENDPT EPTXEN SHIFT
#define USB ENDPT EPTXEN WIDTH
#define USB ENDPT EPTXEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPTXEN SHIFT))&USB ENDPT EPTXEN MASK)
#define USB ENDPT EPRXEN MASK
                                        0x8u
```

```
#define USB ENDPT EPRXEN SHIFT
                                        3
#define USB ENDPT EPRXEN WIDTH
                                         1
#define USB ENDPT EPRXEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPRXEN SHIFT))&USB ENDPT EPRXEN MASK)
#define USB ENDPT EPCTLDIS MASK
                                         0x10u
#define USB ENDPT EPCTLDIS SHIFT
                                        4
#define USB ENDPT EPCTLDIS WIDTH
                                         1
#define USB ENDPT EPCTLDIS(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPCTLDIS SHIFT))&USB ENDPT EPCTLDIS MASK)
#define USB ENDPT RETRYDIS MASK
                                         0x40u
#define USB ENDPT RETRYDIS SHIFT
                                         6
#define USB ENDPT RETRYDIS WIDTH
#define USB ENDPT RETRYDIS(x)
(((uint8 t)(((uint8 t)(x))<<USB ENDPT RETRYDIS SHIFT))&USB ENDPT RETRYDIS MASK)
                                            0x80u
#define USB ENDPT HOSTWOHUB MASK
#define USB ENDPT HOSTWOHUB SHIFT
                                           7
#define USB ENDPT HOSTWOHUB WIDTH
                                            1
#define USB ENDPT HOSTWOHUB(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT HOSTWOHUB SHIFT))&USB ENDPT HOSTWOHUB MASK)
/* USBCTRL Bit Fields */
#define USB USBCTRL PDE MASK
                                        0x40u
                                       6
#define USB USBCTRL PDE SHIFT
#define USB USBCTRL PDE WIDTH
                                        1
#define USB USBCTRL PDE(x)
(((uint8 t)(((uint8 t)(x))<<USB USBCTRL PDE SHIFT))&USB USBCTRL PDE MASK)
#define USB USBCTRL SUSP MASK
                                        0x80u
                                       7
#define USB USBCTRL SUSP SHIFT
#define USB USBCTRL SUSP WIDTH
                                        1
#define USB USBCTRL SUSP(x)
(((uint8 t)(((uint8 t)(x))<<USB USBCTRL SUSP SHIFT))&USB USBCTRL SUSP MASK)
/* OBSERVE Bit Fields */
#define USB OBSERVE DMPD MASK
                                         0x10u
#define USB OBSERVE DMPD SHIFT
                                        4
#define USB OBSERVE DMPD WIDTH
#define USB OBSERVE DMPD(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DMPD SHIFT))&USB OBSERVE DMPD MASK)
#define USB OBSERVE DPPD MASK
                                        0x40u
#define USB OBSERVE DPPD SHIFT
                                        6
#define USB OBSERVE DPPD WIDTH
#define USB OBSERVE DPPD(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DPPD SHIFT))&USB OBSERVE DPPD MASK)
#define USB OBSERVE DPPU MASK
                                        0x80u
#define USB OBSERVE DPPU SHIFT
                                        7
#define USB_OBSERVE DPPU WIDTH
                                         1
#define USB OBSERVE DPPU(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DPPU SHIFT))&USB OBSERVE DPPU MASK)
/* CONTROL Bit Fields */
#define USB CONTROL DPPULLUPNONOTG MASK
                                                 0x10u
#define USB CONTROL DPPULLUPNONOTG SHIFT
                                                4
#define USB CONTROL DPPULLUPNONOTG WIDTH
                                                 1
#define USB CONTROL DPPULLUPNONOTG(x)
(((uint8 t)(((uint8 t)(x)) << USB CONTROL DPPULLUPNONOTG SHIFT))&USB CONTROL DPPULLUP
```

```
NONOTG MASK)
/* USBTRC0 Bit Fields */
#define USB USBTRC0 USB RESUME INT MASK
                                                0x1u
#define USB USBTRC0 USB RESUME INT SHIFT
                                               0
#define USB USBTRC0 USB RESUME INT WIDTH
                                                1
#define USB USBTRC0 USB RESUME INT(x)
(((uint8 t)(((uint8 t)(x))<<USB USBTRC0 USB RESUME INT SHIFT))&USB USBTRC0 USB RESUME
INT MASK)
#define USB USBTRC0 SYNC DET MASK
                                            0x2u
#define USB USBTRC0 SYNC DET SHIFT
                                           1
#define USB USBTRC0 SYNC DET WIDTH
                                            1
#define USB USBTRC0 SYNC DET(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRC0 SYNC DET SHIFT))&USB USBTRC0 SYNC DET MASK)
#define USB USBTRC0 USBRESMEN MASK
                                             0x20u
#define USB USBTRC0 USBRESMEN SHIFT
                                            5
#define USB USBTRC0 USBRESMEN WIDTH
                                              1
#define USB USBTRC0 USBRESMEN(x)
(((uint8 t)(((uint8 t)(x))<<USB USBTRC0 USBRESMEN SHIFT))&USB USBTRC0 USBRESMEN MAS
K)
#define USB USBTRC0 USBRESET MASK
                                           0x80u
#define USB USBTRC0 USBRESET SHIFT
                                           7
#define USB USBTRC0 USBRESET WIDTH
                                            1
#define USB USBTRC0 USBRESET(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRC0 USBRESET SHIFT))&USB USBTRC0 USBRESET MASK)
/* USBFRMADJUST Bit Fields */
#define USB USBFRMADJUST ADJ MASK
                                            0xFFu
#define USB USBFRMADJUST ADJ SHIFT
                                           0
#define USB USBFRMADJUST ADJ WIDTH
                                            8
#define USB USBFRMADJUST ADJ(x)
(((uint8 t)(((uint8 t)(x)) << USB USBFRMADJUST ADJ SHIFT))&USB USBFRMADJUST ADJ MASK)
/*!
*//* end of group USB Register Masks */
/* USB - Peripheral instance base addresses */
/** Peripheral USB0 base address */
#define USB0 BASE
                                (0x40072000u)
/** Peripheral USB0 base pointer */
#define USB0
                            ((USB Type *)USB0 BASE)
#define USB0 BASE PTR
                                  (USB0)
/** Array initializer of USB peripheral base addresses */
#define USB BASE ADDRS
                                    { USBO BASE }
/** Array initializer of USB peripheral base pointers */
#define USB BASE PTRS
                                  { USB0 }
/* ______
 -- USB - Register accessor macros
```

```
/* USB - Register instance definitions */
/* USB0 */
#define USB0 PERID
                               USB PERID REG(USB0)
#define USB0 IDCOMP
                                USB IDCOMP REG(USB0)
#define USB0 REV
                              USB REV REG(USB0)
                                 USB ADDINFO REG(USB0)
#define USB0 ADDINFO
#define USB0 OTGISTAT
                                 USB OTGISTAT REG(USB0)
#define USB0 OTGICR
                                USB OTGICR REG(USB0)
#define USB0 OTGSTAT
                                 USB OTGSTAT REG(USB0)
#define USB0 OTGCTL
                                USB OTGCTL REG(USB0)
                               USB ISTAT REG(USB0)
#define USB0 ISTAT
#define USB0 INTEN
                               USB INTEN REG(USB0)
                                 USB ERRSTAT REG(USB0)
#define USB0 ERRSTAT
                                USB ERREN REG(USB0)
#define USB0 ERREN
#define USB0 STAT
                              USB_STAT_REG(USB0)
                              USB CTL REG(USB0)
#define USB0 CTL
#define USB0 ADDR
                               USB ADDR REG(USB0)
#define USB0 BDTPAGE1
                                  USB BDTPAGE1 REG(USB0)
#define USB0 FRMNUML
                                  USB FRMNUML REG(USB0)
#define USB0 FRMNUMH
                                  USB FRMNUMH REG(USB0)
#define USB0 TOKEN
                                USB TOKEN REG(USB0)
#define USB0 SOFTHLD
                                 USB SOFTHLD REG(USB0)
#define USB0 BDTPAGE2
                                  USB BDTPAGE2 REG(USB0)
#define USB0 BDTPAGE3
                                  USB BDTPAGE3 REG(USB0)
#define USB0 ENDPT0
                                USB ENDPT REG(USB0,0)
#define USB0 ENDPT1
                                USB ENDPT REG(USB0,1)
                                USB ENDPT REG(USB0,2)
#define USB0 ENDPT2
                                USB ENDPT REG(USB0,3)
#define USB0 ENDPT3
#define USB0 ENDPT4
                                USB ENDPT REG(USB0,4)
#define USB0 ENDPT5
                                USB ENDPT REG(USB0,5)
#define USB0 ENDPT6
                                USB ENDPT REG(USB0,6)
#define USB0 ENDPT7
                                USB ENDPT REG(USB0,7)
#define USB0 ENDPT8
                                USB ENDPT REG(USB0,8)
#define USB0 ENDPT9
                                USB ENDPT REG(USB0,9)
#define USB0 ENDPT10
                                USB ENDPT REG(USB0,10)
#define USB0 ENDPT11
                                USB ENDPT REG(USB0,11)
#define USB0 ENDPT12
                                USB ENDPT REG(USB0,12)
#define USB0 ENDPT13
                                USB ENDPT REG(USB0,13)
#define USB0 ENDPT14
                                USB ENDPT REG(USB0,14)
#define USB0 ENDPT15
                                USB ENDPT REG(USB0,15)
                                 USB USBCTRL REG(USB0)
#define USB0 USBCTRL
#define USB0 OBSERVE
                                 USB OBSERVE REG(USB0)
                                 USB CONTROL REG(USB0)
#define USB0 CONTROL
#define USB0 USBTRC0
                                 USB USBTRC0 REG(USB0)
#define USB0 USBFRMADJUST
                                     USB USBFRMADJUST REG(USB0)
```

* @addtogroup USB Register Accessor Macros USB - Register accessor macros

*/

```
#define USB0 ENDPT(index)
                                     USB ENDPT REG(USB0,index)
/*!
* (a)}
*//* end of group USB Register Accessor Macros */
/*!
* (a)}
*//* end of group USB Peripheral Access Layer */
** End of section using anonymous unions
#if defined( ARMCC VERSION)
 #pragma pop
#elif defined( CWCC )
 #pragma pop
#elif defined(__GNUC__)
/* leave anonymous unions enabled */
#elif defined( IAR SYSTEMS ICC )
 #pragma language=default
#else
 #error Not supported compiler type
#endif
/*!
*//* end of group Peripheral_access_layer */
  _____
 -- Backward Compatibility
/*!
* @addtogroup Backward Compatibility Symbols Backward Compatibility
* @{
*/
#define DMA REQC ARR DMAC MASK
                                              This symbol has been deprecated
                                             This symbol has been deprecated
#define DMA REQC ARR DMAC SHIFT
#define DMA REQC ARR DMAC(x)
                                           This symbol has been deprecated
#define DMA_REQC_ARR_CFSM_MASK
                                             This symbol has been deprecated
#define DMA_REQC ARR CFSM SHIFT
                                             This_symbol has been deprecated
#define DMA REQC0
                                   This symbol has been deprecated
                                   This symbol has been deprecated
#define DMA REQC1
#define DMA REQC2
                                   This symbol has been deprecated
                                   This symbol has been deprecated
#define DMA REQC3
                                       MCG S LOLSO MASK
#define MCG S LOLS MASK
```

```
#define MCG S LOLS SHIFT
                                   MCG S LOLSO SHIFT
#define SIM FCFG2 MAXADDR MASK
                                        SIM FCFG2 MAXADDR0 MASK
#define SIM FCFG2 MAXADDR SHIFT
                                        SIM FCFG2 MAXADDR0 SHIFT
#define SIM FCFG2 MAXADDR
                                     SIM FCFG2 MAXADDR0
#define SPI C2 SPLPIE MASK
                                   This symbol has been deprecated
                                  This symbol has been deprecated
#define SPI C2 SPLPIE SHIFT
                                        This symbol has been deprecated
#define UART C4_LBKDDMAS_MASK
                                       This symbol has been deprecated
#define UART C4 LBKDDMAS SHIFT
                                      This symbol has been deprecated
#define UART C4 ILDMAS MASK
                                     This symbol has been deprecated
#define UART C4 ILDMAS SHIFT
#define UART C4 TCDMAS MASK
                                      This symbol has been deprecated
                                      This symbol has been deprecated
#define UART C4 TCDMAS SHIFT
#define UARTLP Type
                               UART0_Type
#define UARTLP BDH REG
                                  UARTO BDH REG
#define UARTLP BDL REG
                                  UARTO BDL REG
#define UARTLP C1 REG
                                 UARTO C1 REG
                                 UARTO C2 REG
#define UARTLP C2 REG
#define UARTLP_S1_REG
                                 UARTO S1 REG
#define UARTLP S2 REG
                                 UARTO S2 REG
#define UARTLP_C3 REG
                                 UARTO_C3_REG
#define UARTLP D REG
                                 UARTO D REG
#define UARTLP MA1 REG
                                  UARTO MA1 REG
                                  UARTO MA2_REG
#define UARTLP MA2 REG
#define UARTLP C4 REG
                                 UARTO_C4_REG
#define UARTLP C5 REG
                                 UARTO C5 REG
#define UARTLP BDH SBR MASK
                                      UARTO BDH SBR MASK
#define UARTLP BDH SBR SHIFT
                                     UARTO BDH SBR SHIFT
#define UARTLP BDH SBR(x)
                                   UARTO BDH SBR(x)
#define UARTLP BDH SBNS MASK
                                       UARTO BDH SBNS MASK
#define UARTLP BDH SBNS SHIFT
                                      UARTO BDH SBNS SHIFT
#define UARTLP BDH RXEDGIE MASK
                                         UARTO BDH RXEDGIE MASK
#define UARTLP BDH RXEDGIE SHIFT
                                        UARTO BDH RXEDGIE SHIFT
#define UARTLP BDH LBKDIE MASK
                                        UARTO BDH LBKDIE MASK
#define UARTLP BDH LBKDIE SHIFT
                                       UARTO BDH LBKDIE SHIFT
#define UARTLP BDL SBR MASK
                                      UARTO BDL SBR MASK
#define UARTLP BDL SBR SHIFT
                                     UARTO BDL SBR SHIFT
#define UARTLP BDL SBR(x)
                                   UARTO BDL SBR(x)
#define UARTLP_C1_PT_MASK
                                    UARTO_C1_PT_MASK
#define UARTLP C1 PT SHIFT
                                   UARTO_C1_PT_SHIFT
#define UARTLP C1 PE MASK
                                    UARTO C1 PE MASK
                                   UARTO C1 PE SHIFT
#define UARTLP C1 PE SHIFT
#define UARTLP C1 ILT MASK
                                    UARTO C1 ILT MASK
#define UARTLP C1 ILT SHIFT
                                   UARTO C1 ILT SHIFT
#define UARTLP C1 WAKE MASK
                                      UARTO_C1_WAKE_MASK
#define UARTLP C1 WAKE SHIFT
                                      UARTO C1 WAKE SHIFT
                                    UARTO_C1_M MASK
#define UARTLP_C1_M_MASK
#define UARTLP C1 M SHIFT
                                   UARTO C1 M SHIFT
#define UARTLP C1 RSRC MASK
                                     UARTO C1 RSRC MASK
#define UARTLP C1 RSRC SHIFT
                                     UARTO C1 RSRC SHIFT
#define UARTLP C1 DOZEEN MASK
                                       UARTO C1 DOZEEN MASK
#define UARTLP C1 DOZEEN SHIFT
                                      UARTO C1 DOZEEN SHIFT
#define UARTLP C1 LOOPS MASK
                                      UARTO C1 LOOPS MASK
```

#define UARTLP C1 LOOPS SHIFT #define UARTLP C2 SBK MASK #define UARTLP C2 SBK SHIFT #define UARTLP C2 RWU MASK #define UARTLP C2 RWU SHIFT #define UARTLP C2 RE MASK #define UARTLP C2 RE SHIFT #define UARTLP C2 TE MASK #define UARTLP C2 TE SHIFT #define UARTLP C2 ILIE MASK #define UARTLP C2 ILIE SHIFT #define UARTLP C2 RIE MASK #define UARTLP_C2_RIE_SHIFT #define UARTLP C2 TCIE MASK #define UARTLP C2 TCIE SHIFT #define UARTLP C2 TIE MASK #define UARTLP C2 TIE SHIFT #define UARTLP_S1_PF_MASK #define UARTLP S1 PF SHIFT #define UARTLP_S1_FE_MASK #define UARTLP S1 FE SHIFT #define UARTLP S1 NF MASK #define UARTLP S1 NF SHIFT #define UARTLP_S1_OR_MASK #define UARTLP S1 OR SHIFT #define UARTLP S1 IDLE MASK #define UARTLP S1 IDLE SHIFT #define UARTLP_S1_RDRF_MASK #define UARTLP S1 RDRF SHIFT #define UARTLP S1 TC MASK #define UARTLP S1 TC SHIFT #define UARTLP_S1_TDRE_MASK #define UARTLP_S1_TDRE_SHIFT #define UARTLP S2 RAF MASK #define UARTLP S2 RAF SHIFT #define UARTLP S2 LBKDE MASK #define UARTLP S2 LBKDE_SHIFT #define UARTLP_S2_BRK13_MASK #define UARTLP_S2_BRK13_SHIFT #define UARTLP S2 RWUID MASK #define UARTLP S2 RWUID SHIFT #define UARTLP S2 RXINV MASK #define UARTLP S2 RXINV SHIFT #define UARTLP_S2_MSBF_MASK #define UARTLP S2 MSBF SHIFT #define UARTLP_S2_RXEDGIF_MASK #define UARTLP S2 RXEDGIF SHIFT #define UARTLP S2 LBKDIF MASK #define UARTLP S2 LBKDIF SHIFT #define UARTLP C3 PEIE MASK #define UARTLP C3 PEIE SHIFT #define UARTLP C3 FEIE MASK

UARTO C1 LOOPS SHIFT UARTO C2 SBK MASK UARTO C2 SBK SHIFT UARTO_C2_RWU_MASK UARTO_C2_RWU_SHIFT UARTO C2 RE MASK UARTO C2 RE SHIFT UARTO C2 TE MASK UARTO C2 TE SHIFT UARTO C2 ILIE MASK UARTO C2 ILIE SHIFT UARTO C2 RIE MASK UARTO C2 RIE SHIFT UARTO C2 TCIE MASK UARTO C2 TCIE_SHIFT UARTO C2 TIE MASK UARTO C2 TIE SHIFT UARTO S1 PF MASK UARTO S1 PF SHIFT UARTO_S1_FE_MASK UARTO S1 FE SHIFT UARTO S1 NF MASK UARTO S1 NF SHIFT UARTO S1 OR MASK UARTO S1 OR SHIFT UARTO S1 IDLE MASK UARTO S1 IDLE SHIFT UARTO S1 RDRF MASK UARTO S1 RDRF SHIFT UARTO S1 TC MASK UARTO S1 TC SHIFT UARTO_S1_TDRE MASK UART0_S1_TDRE_SHIFT UARTO S2 RAF MASK UARTO S2 RAF SHIFT UARTO S2 LBKDE MASK UARTO S2 LBKDE SHIFT UARTO_S2_BRK13_MASK UART0_S2_BRK13_SHIFT UARTO S2 RWUID MASK UARTO S2 RWUID SHIFT UARTO S2 RXINV MASK UARTO S2 RXINV SHIFT UARTO_S2_MSBF_MASK UARTO S2 MSBF SHIFT UART0_S2_RXEDGIF_MASK UARTO S2 RXEDGIF SHIFT UARTO S2 LBKDIF MASK UARTO S2 LBKDIF SHIFT UARTO C3 PEIE MASK UARTO C3 PEIE SHIFT UARTO_C3_FEIE_MASK

#define UARTLP C3 FEIE SHIFT UARTO C3 FEIE SHIFT #define UARTLP C3 NEIE MASK UARTO C3 NEIE MASK #define UARTLP C3 NEIE SHIFT UARTO C3 NEIE SHIFT #define UARTLP C3 ORIE MASK UARTO C3 ORIE MASK #define UARTLP C3 ORIE SHIFT UARTO C3 ORIE SHIFT #define UARTLP C3 TXINV MASK UARTO C3 TXINV MASK #define UARTLP C3 TXINV SHIFT UARTO C3 TXINV SHIFT #define UARTLP C3 TXDIR MASK UARTO C3 TXDIR MASK #define UARTLP C3 TXDIR SHIFT UARTO C3 TXDIR SHIFT #define UARTLP C3 R9T8 MASK UARTO C3 R9T8 MASK #define UARTLP_C3_R9T8_SHIFT UARTO C3 R9T8 SHIFT #define UARTLP C3 R8T9 MASK UARTO C3 R8T9 MASK #define UARTLP C3 R8T9 SHIFT UARTO C3_R8T9_SHIFT #define UARTLP D R0T0 MASK UARTO D ROTO MASK #define UARTLP D R0T0_SHIFT UARTO D ROTO SHIFT #define UARTLP D R1T1 MASK UARTO D R1T1 MASK #define UARTLP D R1T1 SHIFT UARTO D R1T1 SHIFT #define UARTLP D R2T2_MASK UARTO D R2T2 MASK #define UARTLP D R2T2 SHIFT UARTO D R2T2 SHIFT #define UARTLP_D_R3T3_MASK UARTO_D_R3T3_MASK #define UARTLP D R3T3 SHIFT UARTO D R3T3 SHIFT #define UARTLP D R4T4 MASK UARTO_D_R4T4_MASK #define UARTLP D R4T4 SHIFT UARTO D R4T4 SHIFT #define UARTLP_D_R5T5_MASK UARTO D R5T5 MASK #define UARTLP D R5T5 SHIFT UARTO D R5T5 SHIFT #define UARTLP D R6T6 MASK UARTO D R6T6 MASK #define UARTLP D R6T6 SHIFT UARTO D R6T6 SHIFT UARTO D R7T7_MASK #define UARTLP D R7T7 MASK #define UARTLP D R7T7 SHIFT UARTO D R7T7 SHIFT #define UARTLP MA1 MA MASK UARTO MA1 MA MASK #define UARTLP MA1 MA SHIFT UARTO MA1 MA SHIFT #define UARTLP MA1 MA(x) UARTO MA1 MA(x)#define UARTLP_MA2_MA_MASK UARTO_MA2_MA_MASK #define UARTLP MA2 MA SHIFT UARTO_MA2_MA_SHIFT #define UARTLP_MA2_MA(x) UARTO MA2 MA(x)UART0_C4_OSR_MASK #define UARTLP C4 OSR MASK #define UARTLP C4 OSR SHIFT UARTO C4 OSR SHIFT #define UARTLP C4 OSR(x)UARTO C4 OSR(x)#define UARTLP_C4_M10_MASK UART0_C4_M10_MASK #define UARTLP C4 M10 SHIFT UARTO C4 M10 SHIFT #define UARTLP C4 MAEN2 MASK UARTO C4 MAEN2 MASK #define UARTLP C4 MAEN2 SHIFT UARTO C4 MAEN2 SHIFT #define UARTLP C4 MAEN1 MASK UARTO C4 MAEN1 MASK #define UARTLP C4 MAEN1 SHIFT UARTO_C4_MAEN1_SHIFT #define UARTLP C5 RESYNCDIS MASK UARTO C5 RESYNCDIS MASK #define UARTLP_C5_RESYNCDIS_SHIFT UARTO C5 RESYNCDIS SHIFT #define UARTLP C5 BOTHEDGE MASK UARTO C5 BOTHEDGE MASK #define UARTLP C5 BOTHEDGE SHIFT UARTO C5 BOTHEDGE SHIFT #define UARTLP C5 RDMAE MASK UARTO C5 RDMAE MASK #define UARTLP C5 RDMAE SHIFT UARTO C5 RDMAE SHIFT #define UARTLP C5 TDMAE MASK UARTO C5 TDMAE MASK #define UARTLP C5 TDMAE SHIFT UARTO C5 TDMAE SHIFT

#define UARTLP BASES	UARTLP BASES
#define NV FOPT EZPORT DIS	-
#define NV_FOPT_EZPORT_DIS	
#define ADC BASES	ADC BASE PTRS
#define CMP BASES	CMP BASE PTRS
#define DAC BASES	DAC BASE PTRS
#define DMA BASES	DMA BASE PTRS
#define DMAMUX BASES	DMAMUX_BASE_PTRS
#define FPTA BASE PTR	FGPIOA BASE PTR
#define FPTA_BASE	FGPIOA BASE
#define FPTA	FGPIOA
#define FPTB BASE PTR	FGPIOB_BASE_PTR
#define FPTB_BASE	FGPIOB BASE
#define FPTB	FGPIOB
#define FPTC BASE PTR	FGPIOC_BASE_PTR
#define FPTC BASE	FGPIOC BASE
#define FPTC	FGPIOC
#define FPTD_BASE_PTR	FGPIOD BASE PTR
#define FPTD BASE	FGPIOD BASE
#define FPTD	FGPIOD
#define FPTE BASE PTR	FGPIOE BASE PTR
#define FPTE_BASE	FGPIOE BASE
#define FPTE	FGPIOE
#define FGPIO_BASES	FGPIO_BASE_PTRS
#define FTFA BASES	FTFA BASE PTRS
#define PTA BASE PTR	GPIOA BASE PTR
#define PTA BASE	GPIOA BASE
#define PTA	GPIOA
#define PTB_BASE_PTR	GPIOB BASE PTR
#define PTB BASE	GPIOB BASE
#define PTB	GPIOB
#define PTC BASE PTR	GPIOC_BASE_PTR
#define PTC BASE	GPIOC BASE
#define PTC	GPIOC
#define PTD_BASE_PTR	GPIOD_BASE_PTR
#define PTD_BASE	GPIOD_BASE
#define PTD	GPIOD
#define PTE_BASE_PTR	GPIOE_BASE_PTR
#define PTE_BASE	GPIOE_BASE
#define PTE	GPIOE
#define GPIO_BASES	GPIO_BASE_PTRS
#define I2C_BASES	I2C_BASE_PTRS
#define LLWU_BASES	LLWU_BASE_PTRS
#define LPTMR_BASES	LPTMR_BASE_PTRS
#define MCG_BASES	MCG_BASE_PTRS
#define MCM_BASES	MCM_BASE_PTRS
#define MTB_BASES	MTB_BASE_PTRS
#define MTBDWT_BASES	MTBDWT_BASE_PTRS
#define NV_BASES	NV_BASES
#define OSC_BASES	OSC_BASE_PTRS
#define PIT_BASES	PIT_BASE_PTRS
#define PMC_BASES	PMC_BASE_PTRS

```
#define PORT BASES
                                  PORT BASE PTRS
#define RCM BASES
                                  RCM BASE PTRS
#define ROM BASES
                                  ROM BASE PTRS
#define RTC BASES
                                 RTC BASE PTRS
#define SIM BASES
                                 SIM BASE PTRS
#define SMC BASES
                                 SMC BASE PTRS
#define SPI BASES
                                SPI BASE PTRS
#define TPM BASES
                                 TPM BASE PTRS
#define TSI BASES
                                TSI BASE PTRS
#define UART BASES
                                  UART BASE PTRS
#define UARTO BASES
                                   UARTO BASE PTRS
#define USB BASES
                                 USB BASE PTRS
#define LPTimer IRQn
                                 LPTMR0 IRQn
#define LPTimer IRQHandler
                                   LPTMR0 IRQHandler
#define LLW IRQn
                                LLWU IRQn
#define LLW IRQHandler
                                   LLWU IRQHandler
/*!
* (a)}
*//* end of group Backward Compatibility Symbols */
#else /* #if !defined(MKL25Z4 H ) */
 /* There is already included the same memory map. Check if it is compatible (has the same major version) */
 #if (MCU MEM MAP VERSION != 0x0200u)
  #if (!defined(MCU MEM MAP SUPPRESS VERSION WARNING))
   #warning There are included two not compatible versions of memory maps. Please check possible differences.
  #endif /* (!defined(MCU MEM MAP SUPPRESS VERSION WARNING)) */
 #endif/* (MCU MEM MAP VERSION != 0x0200u) */
#endif /* #if !defined(MKL25Z4 H ) */
/* MKL25Z4.h, eof. */
/*
**
                  MKL25Z128FM4
    Processors:
**
              MKL25Z128FT4
**
              MKL25Z128LH4
              MKL25Z128VLK4
**
**
    Compilers:
                  Keil ARM C/C++ Compiler
              Freescale C/C++ for Embedded ARM
**
              GNU C Compiler
**
              GNU C Compiler - CodeSourcery Sourcery G++
              IAR ANSI C/C++ Compiler for ARM
**
    Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
**
    Version:
                 rev. 2.5, 2015-02-19
    Build:
**
                b150220
**
**
    Abstract:
**
      Provides a system configuration function and a global variable that
```

```
**
       contains the system frequency. It configures the device and initializes
       the oscillator (PLL) that is part of the microcontroller device.
**
**
     Copyright (c) 2015 Freescale Semiconductor, Inc.
**
     All rights reserved.
**
**
     Redistribution and use in source and binary forms, with or without modification,
     are permitted provided that the following conditions are met:
**
**
     o Redistributions of source code must retain the above copyright notice, this list
**
**
      of conditions and the following disclaimer.
**
     o Redistributions in binary form must reproduce the above copyright notice, this
**
**
      list of conditions and the following disclaimer in the documentation and/or
**
      other materials provided with the distribution.
**
**
     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
**
      contributors may be used to endorse or promote products derived from this
**
      software without specific prior written permission.
**
**
     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND
**
     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
**
    WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**
    DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
LIABLE FOR
**
     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES
    (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**
    LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
ON
**
    ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**
    (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
    SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
**
**
                  www.freescale.com
    http:
**
    mail:
                  support@freescale.com
**
**
    Revisions:
**
    - rev. 1.0 (2012-06-13)
      Initial version.
**
**
    - rev. 1.1 (2012-06-21)
**
       Update according to reference manual rev. 1.
**
    - rev. 1.2 (2012-08-01)
       Device type UARTLP changed to UART0.
**
**
     - rev. 1.3 (2012-10-04)
**
       Update according to reference manual rev. 3.
**
    - rev. 1.4 (2012-11-22)
**
       MCG module - bit LOLS in MCG S register renamed to LOLS0.
**
       NV registers - bit EZPORT DIS in NV FOPT register removed.
**
    - rev. 1.5 (2013-04-05)
```

**

Changed start of doxygen comment.

```
**
       Register accessor macros added to the memory map.
**
       Symbols for Processor Expert memory map compatibility added to the memory map.
**
       Startup file for gcc has been updated according to CMSIS 3.2.
**
       System initialization updated.
**
    - rev. 2.1 (2014-07-16)
**
       Module access macro module BASES replaced by module BASE PTRS.
**
       System initialization and startup updated.
**
    - rev. 2.2 (2014-08-22)
**
       System initialization updated - default clock config changed.
**
    - rev. 2.3 (2014-08-28)
**
       Update of startup files - possibility to override DefaultISR added.
**
     - rev. 2.4 (2014-10-14)
**
       Interrupt INT LPTimer renamed to INT LPTMR0.
**
    - rev. 2.5 (2015-02-19)
       Renamed interrupt vector LLW to LLWU.
**
*/
/*!
* @file MKL25Z4
* @version 2.5
* @date 2015-02-19
* @brief Device specific configuration file for MKL25Z4 (header file)
* Provides a system configuration function and a global variable that contains
* the system frequency. It configures the device and initializes the oscillator
* (PLL) that is part of the microcontroller device.
*/
#ifndef SYSTEM MKL25Z4 H
                                           /**< Symbol preventing repeated inclusion */
#define SYSTEM MKL25Z4 H
#ifdef cplusplus
extern "C" {
#endif
#include <stdint.h>
#ifndef DISABLE WDOG
 #define DISABLE WDOG
                                   1
#endif
/* MCG mode constants */
#define MCG MODE FEI
                                  0U
#define MCG MODE FBI
                                   1U
```

**

- rev. 2.0 (2013-10-29)

```
#define MCG MODE BLPI
                                    2U
#define MCG MODE FEE
                                    3U
#define MCG MODE FBE
                                    4U
#define MCG MODE BLPE
                                    5U
#define MCG MODE PBE
                                    6U
#define MCG MODE PEE
                                   7U
/* Predefined clock setups
 0 ... Default part configuration
     Multipurpose Clock Generator (MCG) in FEI mode.
     Reference clock source for MCG module: Slow internal reference clock
     Core clock = 20.97152MHz
     Bus clock = 20.97152MHz
 1 ... Maximum achievable clock frequency configuration
     Multipurpose Clock Generator (MCG) in PEE mode.
     Reference clock source for MCG module: System oscillator reference clock
     Core clock = 48MHz
     Bus clock = 24MHz
 2 ... Chip internaly clocked, ready for Very Low Power Run mode
     Multipurpose Clock Generator (MCG) in BLPI mode.
     Reference clock source for MCG module: Fast internal reference clock
     Core clock = 4MHz
     Bus clock = 0.8MHz
 3 ... Chip externally clocked, ready for Very Low Power Run mode
     Multipurpose Clock Generator (MCG) in BLPE mode.
     Reference clock source for MCG module: System oscillator reference clock
     Core clock = 4MHz
     Bus clock = 1MHz
 4 ... USB clock setup
     Multipurpose Clock Generator (MCG) in PEE mode.
     Reference clock source for MCG module: System oscillator reference clock
     Core clock = 48MHz
     Bus clock = 24MHz
/* Define clock source values */
#define CPU XTAL CLK HZ
                                     8000000u
                                                    /* Value of the external crystal or oscillator clock
frequency in Hz */
#define CPU INT SLOW CLK HZ
                                                      /* Value of the slow internal oscillator clock
                                        32768u
frequency in Hz */
#define CPU INT FAST CLK HZ
                                                      /* Value of the fast internal oscillator clock
                                       4000000u
frequency in Hz */
/* RTC oscillator setting */
/* Low power mode enable */
/* SMC_PMPROT: AVLP=1,ALLS=1,AVLLS=1 */
#define SYSTEM_SMC_PMPROT_VALUE
                                             0x2AU
                                                           /* SMC_PMPROT */
/* Internal reference clock trim */
/* #undef SLOW TRIM ADDRESS */
                                                    /* Slow oscillator not trimmed. Commented out for
```

```
MISRA compliance. */
/* #undef SLOW FINE TRIM ADDRESS */
                                               /* Slow oscillator not trimmed. Commented out for
MISRA compliance. */
/* #undef FAST TRIM ADDRESS */
                                            /* Fast oscillator not trimmed. Commented out for
MISRA compliance. */
/* #undef FAST FINE TRIM ADDRESS */
                                               /* Fast oscillator not trimmed. Commented out for
MISRA compliance. */
#ifdef CLOCK SETUP
#if(CLOCK SETUP == 0)
 #define DEFAULT SYSTEM CLOCK
                                                  /* Default System clock value */
                                    20971520u
 #define MCG MODE
                            MCG MODE FEI /* Clock generator mode */
 /* MCG C1: CLKS=0,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM MCG C1 VALUE
                                   0x06U
                                                /* MCG C1 */
 /* MCG C2: LOCRE0=0,RANGE0=2,HGO0=0,EREFS0=1,LP=0,IRCS=0 */
 #define SYSTEM MCG C2 VALUE
                                   0x24U
                                                /* MCG C2 */
 /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
 #define SYSTEM MCG C4 VALUE
                                   0x00U
                                                /* MCG C4 */
 /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM MCG_SC_VALUE
                                    0x00U
                                                /* MCG SC */
/* MCG C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */
 #define SYSTEM MCG C5 VALUE
                                   0x00U
                                                /* MCG C5 */
/* MCG C6: LOLIE0=0,PLLS=0,CME0=0,VDIV0=0 */
 #define SYSTEM MCG C6 VALUE
                                                /* MCG C6 */
                                   0x00U
/* OSC0 CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
 #define SYSTEM OSCO CR VALUE
                                    0x80U
                                                /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM_SMC_PMCTRL_VALUE
                                       0x00U
                                                   /* SMC PMCTRL */
/* SIM CLKDIV1: OUTDIV1=0,OUTDIV4=0 */
 #define SYSTEM SIM CLKDIV1 VALUE
                                      0x00U
                                                   /* SIM CLKDIV1 */
/* SIM SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
 #define SYSTEM SIM SOPT1 VALUE
                                    0x000C0000U
                                                    /* SIM SOPT1 */
/* SIM SOPT2:
UART0SRC=0,TPMSRC=1,USBSRC=0,PLLFLLSEL=0,CLKOUTSEL=0,RTCCLKOUTSEL=0 */
                                    0x01000000U
 #define SYSTEM SIM SOPT2 VALUE
                                                    /* SIM SOPT2 */
#elif (CLOCK SETUP == 1)
 #define DEFAULT SYSTEM CLOCK
                                    48000000u
                                                  /* Default System clock value */
 #define MCG MODE
                            MCG MODE PEE /* Clock generator mode */
 /* MCG C1: CLKS=0,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
                                   0x1AU
 #define SYSTEM MCG C1 VALUE
                                                /* MCG C1 */
 /* MCG C2: LOCRE0=0,RANGE0=2,HGO0=0,EREFS0=1,LP=0,IRCS=0 */
 #define SYSTEM MCG C2 VALUE
                                   0x24U
                                                /* MCG C2 */
 /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
 #define SYSTEM MCG C4 VALUE
                                   0x00U
                                                /* MCG C4 */
 /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM_MCG_SC_VALUE
                                    0x00U
                                                /* MCG SC */
/* MCG C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=1 */
 #define SYSTEM MCG C5 VALUE
                                                /* MCG C5 */
                                   0x01U
/* MCG C6: LOLIE0=0,PLLS=1,CME0=0,VDIV0=0 */
                                                /* MCG C6 */
 #define SYSTEM MCG C6 VALUE
                                   0x40U
/* OSC0 CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
                                                /* OSC0 CR */
 #define SYSTEM OSC0 CR VALUE
                                    0x80U
```

```
/* SMC_PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE
                                      0x00U
                                                  /* SMC PMCTRL */
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
 #define SYSTEM SIM CLKDIV1 VALUE
                                                    /* SIM CLKDIV1 */
                                     0x10010000U
/* SIM SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
#define SYSTEM SIM SOPT1 VALUE
                                    0x000C0000U
                                                   /* SIM SOPT1 */
/* SIM SOPT2:
UART0SRC=0,TPMSRC=1,USBSRC=0,PLLFLLSEL=1,CLKOUTSEL=0,RTCCLKOUTSEL=0 */
#define SYSTEM SIM SOPT2 VALUE
                                    0x01010000U
                                                   /* SIM SOPT2 */
\#elif (CLOCK SETUP == 2)
 #define DEFAULT SYSTEM CLOCK
                                    4000000u
                                                 /* Default System clock value */
 #define MCG MODE
                            MCG MODE BLPI /* Clock generator mode */
 /* MCG C1: CLKS=1,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM MCG C1 VALUE
                                   0x46U
                                               /* MCG C1 */
 /* MCG C2: LOCRE0=0,RANGE0=2,HGO0=0,EREFS0=1,LP=1,IRCS=1 */
 #define SYSTEM MCG C2 VALUE
                                   0x27U
                                               /* MCG C2 */
 /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
 #define SYSTEM MCG C4 VALUE
                                   0x00U
                                               /* MCG C4 */
 /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM_MCG_SC_VALUE
                                   0x00U
                                               /* MCG SC */
/* MCG C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */
 #define SYSTEM MCG C5 VALUE
                                               /* MCG C5 */
                                   0x00U
/* MCG C6: LOLIE0=0,PLLS=0,CME0=0,VDIV0=0 */
 #define SYSTEM MCG C6 VALUE
                                               /* MCG C6 */
                                   0x00U
/* OSC0 CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
 #define SYSTEM OSCO CR VALUE
                                   0x80U
                                               /* OSC0 CR */
/* SMC_PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM_SMC_PMCTRL_VALUE
                                      0x00U
                                                  /* SMC PMCTRL */
/* SIM CLKDIV1: OUTDIV1=0,OUTDIV4=4 */
 #define SYSTEM SIM CLKDIV1 VALUE
                                     0x00040000U
                                                    /* SIM CLKDIV1 */
/* SIM SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
 #define SYSTEM SIM SOPT1 VALUE
                                    0x000C0000U
                                                   /* SIM SOPT1 */
/* SIM SOPT2:
UART0SRC=0,TPMSRC=2,USBSRC=0,PLLFLLSEL=0,CLKOUTSEL=0,RTCCLKOUTSEL=0 */
 #define SYSTEM SIM SOPT2 VALUE
                                    0x02000000U
                                                   /* SIM SOPT2 */
#elif (CLOCK SETUP == 3)
 #define DEFAULT SYSTEM CLOCK
                                                /* Default System clock value */
                                    4000000u
 #define MCG MODE
                            MCG MODE BLPE /* Clock generator mode */
 /* MCG C1: CLKS=2,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM MCG C1 VALUE
                                   0x9AU
                                               /* MCG C1 */
 /* MCG C2: LOCRE0=0,RANGE0=2,HGO0=0,EREFS0=1,LP=1,IRCS=1 */
 #define SYSTEM MCG C2 VALUE
                                   0x27U
                                               /* MCG C2 */
 /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
 #define SYSTEM_MCG_C4_VALUE
                                               /* MCG C4 */
                                   0x00U
 /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=1,LOCS0=0 */
 #define SYSTEM_MCG_SC_VALUE
                                               /* MCG_SC */
                                   0x02U
/* MCG C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */
 #define SYSTEM MCG C5 VALUE
                                               /* MCG C5 */
                                   0x00U
/* MCG C6: LOLIE0=0,PLLS=0,CME0=0,VDIV0=0 */
 #define SYSTEM MCG C6 VALUE
                                               /* MCG C6 */
                                   0x00U
/* OSC0 CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
                                               /* OSC0 CR */
 #define SYSTEM OSC0 CR VALUE
                                   0x80U
```

```
#define SYSTEM SMC PMCTRL VALUE
                                        0x00U
                                                     /* SMC_PMCTRL */
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=3 */
 #define SYSTEM SIM CLKDIV1 VALUE
                                                       /* SIM CLKDIV1 */
                                       0x10030000U
/* SIM SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
#define SYSTEM SIM SOPT1 VALUE
                                      0x000C0000U
                                                      /* SIM SOPT1 */
/* SIM SOPT2:
UART0SRC=0,TPMSRC=2,USBSRC=0,PLLFLLSEL=0,CLKOUTSEL=0,RTCCLKOUTSEL=0 */
 #define SYSTEM SIM SOPT2 VALUE
                                      0x02000000U
                                                     /* SIM SOPT2 */
#elif (CLOCK SETUP == 4)
 #define DEFAULT SYSTEM CLOCK
                                     48000000u
                                                    /* Default System clock value */
 #define MCG MODE
                             MCG MODE PEE /* Clock generator mode */
 /* MCG C1: CLKS=0,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
 #define SYSTEM MCG C1 VALUE
                                    0x1AU
                                                  /* MCG C1 */
 /* MCG C2: LOCRE0=0,RANGE0=2,HGO0=0,EREFS0=1,LP=0,IRCS=0 */
 #define SYSTEM MCG C2 VALUE
                                    0x24U
                                                 /* MCG C2 */
 /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
 #define SYSTEM MCG C4 VALUE
                                    0x00U
                                                 /* MCG C4 */
 /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM_MCG_SC_VALUE
                                     0x00U
                                                  /* MCG SC */
/* MCG C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=1 */
 #define SYSTEM MCG C5 VALUE
                                    0x01U
                                                 /* MCG C5 */
/* MCG C6: LOLIE0=0,PLLS=1,CME0=0,VDIV0=0 */
 #define SYSTEM MCG C6 VALUE
                                                 /* MCG C6 */
                                    0x40U
/* OSC0 CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
 #define SYSTEM OSCO CR VALUE
                                     0x80U
                                                  /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM_SMC_PMCTRL_VALUE
                                        0x00U
                                                     /* SMC PMCTRL */
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
 #define SYSTEM SIM CLKDIV1 VALUE
                                       0x10010000U
                                                       /* SIM CLKDIV1 */
/* SIM SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
 #define SYSTEM SIM SOPT1 VALUE
                                                      /* SIM SOPT1 */
                                      0x000C0000U
/* SIM SOPT2:
UART0SRC=0,TPMSRC=1,USBSRC=0,PLLFLLSEL=1,CLKOUTSEL=0,RTCCLKOUTSEL=0 */
#define SYSTEM SIM SOPT2 VALUE
                                      0x01010000U
                                                      /* SIM SOPT2 */
#endif
#else
                                                    /* Default System clock value */
 #define DEFAULT_SYSTEM_CLOCK
                                     20971520u
#endif
* @brief System clock frequency (core clock)
* The system clock frequency supplied to the SysTick timer and the processor
* core clock. This variable can be used by the user application to setup the
* SysTick timer or configure other parameters. It may also be used by debugger to
* query the frequency of the debug timer or configure the trace clock speed
* SystemCoreClock is initialized with a correct predefined value.
extern uint32 t SystemCoreClock;
```

/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */

```
@brief Setup the microcontroller system.
* Typically this function configures the oscillator (PLL) that is part of the
* microcontroller device. For systems with variable clock speed it also updates
* the variable SystemCoreClock. SystemInit is called from startup device file.
void SystemInit (void);
/**
* @brief Updates the SystemCoreClock variable.
* It must be called whenever the core clock is changed during program
* execution. SystemCoreClockUpdate() evaluates the clock register settings and calculates
* the current core clock.
*/
void SystemCoreClockUpdate (void);
#ifdef cplusplus
#endif
#endif /* #if !defined(SYSTEM MKL25Z4 H ) */
* @file platform.h
* @brief contains platform necessary includes and macros
* This contains the defines for the PRINTF macro and other functionality,
* as well as ensuring the PRINTF macro doesn't cause errors
* @author Seth Miers and Jake Cazden
* @date February 11, 2017
*/
#ifndef PLATFORM H
#define PLATFORM H
/* defines to see if we have a PRINTF macro */
#if defined ( GNUC )
#pragma GCC diagnostic ignored "-Wunused-but-set-variable"
#endif
#ifdef KL25Z
#define PRINTF(...)
#else
#include <stdio.h>
#define PRINTF(str, ...) printf(str, ##__VA_ARGS__)
#endif
#endif/* PLATFORM H */
```

* Copyright (C) 2017 by Alex Fosdick - University of Colorado

```
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
* permitted to modify this and use it to learn about the field of embedded
* software. Alex Fosdick and the University of Colorado are not liable for any
* misuse of this material.
***********************************
* @file project1.h
  @brief This file is to be used to project 1.
* @author Alex Fosdick
* @date April 2, 2017
*/
#ifndef PROJECT1 H
#define PROJECT1 H
#include <stdint.h>
#define DATA SET SIZE W (10)
#define MEM SET SIZE B (32)
#define MEM SET SIZE W (8)
#define MEM ZERO LENGTH (16)
#define TEST MEMMOVE LENGTH (16)
#define TEST ERROR
#define TEST NO ERROR
                             (0)
#define TESTCOUNT
                          (8)
/**
* @brief function to run project1 materials
* This function calls some various simple tests that you can run to test
* your code for the project 1. The contents of these functions
* have been provided.
* @return void
void project1(void);
* @brief function to run project1 data operations
* This function calls the my itoa and my atoi functions to validate they
  work as expected for hexadecimal numbers.
* @return void
int8 t test data1();
```

```
@brief function to run project1 data operations
* This function calls the my itoa and my atoi functions to validate they
* work as expected for decimal numbers.
* @return void
int8 t test data2();
* @brief function to test the non-overlapped memmove operation
* This function calls the memmove routine with two sets of data that do not
* over lap in anyway. This function should print that a move worked correctly
* for a move from source to destination.
* @return void
*/
int8 t test memmove1();
/**
* @brief function to test an overlapped Memmove operation Part 1
* This function calls the memmove routine with two sets of data that not
* over lap. Overlap exists at the start of the destination and the end of the
* source pointers. This function should print that a move worked correctly
* for a move from source to destination regardless of overlap.
* @return void
int8 t test memmove2();
/**
* @brief function to run project1 memmove overlapped test
* This function calls the memmove routine with two sets of data that not
* over lap. Overlap exists at the start of the source and the end of the
* destination pointers. This function should print that a move worked correctly
* for a move from source to destination regardless of overlap.
* @return void
int8 t test memmove3();
* @brief function to test the memcopy functionality
* This function calls the my memcopy functions to validate a copy works
* correctly.
* @return void
```

```
int8_t test_memcpy();
* @brief function to test the memset and memzero functionality
* This function calls the memset and memzero functions. This should zero out
* the bytes from [] to []. This should set the bytes [] to [] with 0xFF.
* @return void
int8 t test memset();
* @brief function to test the reverse functionality
* This function calls the my reverse function to see if a give set of ASCII
* characters will properly reverse.
* @return void
int8 t test reverse();
#endif/* PROJECT1 H */
* @file arch arm32.c
* @brief implementation of arch arm32.h
* contains the functional implementation of endianness ARM lookup
* @author Seth Miers and Jake Cazden
* @date February 11, 2017
#include "arch arm32.h"
  attribute ((always inline))
uint32 t ARM32 AIRCR get endianness setting()
  return ( ( AIRCR & AIRCR ENDIANNESS MASK) >> AIRCR ENDIANNESS OFFSET);
* @file conversion.c
* @brief this file implements conversion.h
* contains the implementation of integer to array and array to integer
* conversions as well as an exponentiation function
  @author Seth Miers and Jake Cazden
  @date February 11, 2018
```

```
* */
#include "conversion.h"
/* used for the my reverse function */
#include "memory.h"
int32 t exponent(int32 t base,int32 t power)
  if(power<0) return 0;
  uint32 t i=0;
  int32 t retval=1;
  for(i=1;i \le power;i++)
  {
     retval*=base;
  return retval;
uint8 t my itoa(int32 t data, uint8 t * ptr, uint32 t base)
  uint8 t length=0;
  uint8 t negative=0;
  if(data == 0)
     return 0;
  if(base<BASE 2||base>BASE 16)
  {
     return 0;
  if(data<0)
     *ptr++='-';
     data=-data; /*make the number positive*/
     negative=1;
  while(1) /* figure out the magnitude of the number */
     *(ptr+length) = data%base;
     data = data/base;
     length++;
     if ((data == 0) || (length > BASE 2 MAXDIGITS))
       break;
  /* we want to go from smallest to biggest not visaversa */
  my_reverse(ptr, length);
  int32 t j=length-1;
  /* length-1 becausee the while loop puts you one order of magnitude high */
  uint8 t num;
  for(j=length-1;j>=0;j--)
     num = *(ptr+j);
     if(num>9)
     {
```

```
*(ptr+j)=num+ASCII OFFSET A ADDITION;
    else
       *(ptr+j)=num+ASCII OFFSET 0;
  length = length + negative;
  return length;
int32 t my atoi(uint8 t * ptr, uint8 t digits, uint32 t base)
  int8 t i = 0;
  uint8 t negative = 0;
  int32 t return value = 0;
  if(digits == 0)
    return 0;
  /* check to see if the integer is negative*/
  if(*ptr=='-')/* using int is okay here */
    negative = 1;
    ptr++;
    digits--;
  /* base starts at 0 so subtract one more */
  /* loop through each digit and add it to the return value*/
  for(i=digits;i>=0;i--)
    /* the digit is between a 0 and a 9 */
    if (*ptr >= ASCII OFFSET 0 && *ptr <= ASCII OFFSET 9)
       if((*ptr - ASCII OFFSET 0) > base)
         /* an error has occured, we've encountered an unsupported character */
         return 0;
       return value += (*ptr++ - ASCII OFFSET 0) * exponent(base, i);
    /* the digit is between an uppercase A and a F */
    else if (*ptr >= ASCII OFFSET A && *ptr <= ASCII OFFSET F)
       if((*ptr - ASCII OFFSET A ADDITION) > base)
         /* an error has occured, we've encountered an unsupported character */
         return 0:
       return value += (*ptr++ - ASCII OFFSET A ADDITION) * exponent(base, i);
    /* the digit is between a lowercase a and a f */
    else if (*ptr >= ASCII OFFSET LA && *ptr <= ASCII OFFSET LF)
       if((*ptr - ASCII OFFSET LA ADDITION) > base)
         /* an error has occured, we've encountered an unsupported character */
         return 0;
```

```
return value += (*ptr++ - ASCII OFFSET LA ADDITION) * exponent(base, i);
    else
       /* an error has occurred, we've encountered an unsupported character */
       return 0;
  if(negative)
    return -return value;
  return return value;
/**
* @file data.h
* @brief implementation of data.h
* impelements functions to print type information, as well as determine
* endianness and swap data endianness in a platform independent manner
* @author Seth Miers and Jake Cazden
* @date February 11, 2017
#include "data.h"
/* needed to check endianness */
#include "memory.h"
/* needed for printf macro */
#include "platform.h"
#if defined ( GNUC )
#pragma GCC diagnostic ignored "-Wunused-but-set-variable"
#endif
*/
void print cstd type sizes()
{/*this function is pretty straightforward, it prints a list of types and
 their sizes*/
  size t temp=sizeof(char);
  PRINTF("char:
                        %zd\n",temp);
  temp=sizeof(short);
  PRINTF("short:
                        %zd\n",temp);
  temp=sizeof(int);
  PRINTF("int:
                       %zd\n",temp);
  temp=sizeof(long);
  PRINTF("long:
                        %zd\n",temp);
  temp=sizeof(double);
  PRINTF("double:
                         %zd\n",temp);
  temp=sizeof(float);
```

```
PRINTF("float:
                       %zd\n",temp);
  temp=sizeof(unsigned char);
  PRINTF("unsigned char: %zd\n",temp);
  temp=sizeof(unsigned int);
  PRINTF("unsigned int: %zd\n",temp);
  temp=sizeof(unsigned long);
  PRINTF("unsigned long: %zd\n",temp);
  temp=sizeof(signed char);
  PRINTF("signed char:
                          %zd\n",temp);
  temp=sizeof(signed int);
  PRINTF("signed int:
                         %zd\n",temp);
  temp=sizeof(signed long);
  PRINTF("signed long: %zd\n",temp);
  return;
void print stdint type sizes()
{/* this function is pretty straightforward, it prints a list of stdint types
  and their sizes*/
  size t temp=sizeof(int8 t);
  PRINTF("int8_t:
                        %zd\n",temp);
  temp=sizeof(uint8 t);
  PRINTF("uint8 t:
                        %zd\n'',temp);
  temp=sizeof(uint16 t);
  PRINTF("uint16 t:
                         %zd\n",temp);
  temp=sizeof(int32 t);
  PRINTF("int32 t:
                        %zd\n'',temp);
  temp=sizeof(uint32 t);
  PRINTF("uint32 t:
                         %zd\n",temp);
  temp=sizeof(uint fast8 t);
  PRINTF("uint fast8 t: %zd\n",temp);
  temp=sizeof(uint fast16 t);
  PRINTF("uint fast16 t: %zd\n",temp);
  temp=sizeof(uint fast32 t);
  PRINTF("uint fast32 t: %zd\n",temp);
  temp=sizeof(uint least8 t);
  PRINTF("uint least8 t: %zd\n",temp);
  temp=sizeof(uint least16 t);
  PRINTF("uint least16 t: %zd\n",temp);
  temp=sizeof(uint least32 t);
  PRINTF("uint least32 t: %zd\n",temp);
  temp=sizeof(size t);
  PRINTF("size t:
                        %zd\n'',temp);
  temp=sizeof(ptrdiff t);
  PRINTF("ptrdiff t:
                        %zd\n'',temp);
  return;
void print pointer sizes()
  size t temp=sizeof(char*);
  PRINTF("char*:
                        %zd\n'',temp);
  temp=sizeof(short*);
  PRINTF("short*:
                        %zd\n",temp);
```

```
temp=sizeof(int*);
  PRINTF("int*:
                       %zd\n'',temp);
  temp=sizeof(double*);
  PRINTF("double*:
                         %zd\n",temp);
  temp=sizeof(float*);
  PRINTF("float*:
                       %zd\n",temp);
  temp=sizeof(void*);
  PRINTF("void*:
                        %zd\n",temp);
  temp=sizeof(int8 t*);
  PRINTF("int8 t*:
                        %zd\n'',temp);
  temp=sizeof(int16 t*);
  PRINTF("int16 t*:
                         %zd\n",temp);
  temp=sizeof(int32 t*);
  PRINTF("int32 t*:
                         %zd\n",temp);
  temp=sizeof(char**);
  PRINTF("char**:
                        %zd\n'',temp);
  temp=sizeof(int**);
  PRINTF("int**:
                       %zd\n'',temp);
  temp=sizeof(void**);
  PRINTF("void**:
                        %zd\n'',temp);
  return;
int32 t swap data endianness(uint8 t * data, size t type length)
{/*TODO make this function nondestructive on failure if possible*/
  if(!data) return SWAP ERROR;/*if null, return error*/
  uint8 t test[type length];/*block out a region on the stack*/
  my memmove(data,test,type length);/*create a copy of 'data' on the stack*/
  my reverse(data, type length);/*reverse data*/
  uint32 ti;
  for(i=0;i<(type length/2);i++)
    if(*(test+i)!=*(data+type length-1-i))
       return SWAP ERROR;
  return SWAP_NO_ERROR;
uint32 t determine endianness()
  uint32 t test = 0x00BADA55;/*standard test word*/
  uint8_t^* ptr = (uint8 t^*) & test;
  if(*(ptr)==5)/*LSB of 00BADA55*/
    return LITTLE ENDIAN;
  }
  else
    return BIG ENDIAN;
```

```
* @file debug.c
* @brief implements the prototypes in debug.h
* implements a printing function to hexdump from a location in memory
* the function should print in a manner similar to a common unix hexdump
  @author Seth Miers and Jake Cazden
  @date February 11, 2017
*/
#include"debug.h"
/*included due to usue of PRINTF macro*/
#include"platform.h"
  @brief function to print the bytes in memory starting at an address
* This function takes in a pointer to the start of some
* memory region and starts pringing out hex bytes
* for the number of bytes specified.
* @param start a pointer to the start of the memory region
* @param length the number of bytes to read back
* @return void don't return anything
void print array(void * start, uint32 t length)
  #ifdef VERBOSE
  uint32 t i=0;
  uint8 t* temp=(uint8 t*)start;
  for(i=0;i<length;i++)
    if((i)%16==0)/*every 16 bytes (zero inclusive), print the address*/
       PRINTF("%p ",(void*)temp);
    PRINTF("%02X ",*(temp++));
    if((i+1)%16==0)/*after every 16 bytes, print a newline.*/
       PRINTF("\n");/*eg, addr 0-15 \n addr 16-31*/
  }
  #endif
  return;
* @file main.c
* @brief calls test functionality for project 1 on multiple platorms
* this main file suports calling test functions on the project 1
```

```
* function implementations. This will be expanded later to include
* more functionality
* @author Seth Miers and Jake Cazden
  @date February 11, 2017
#ifdef PROJECT1
  #include "project1.h"
#endif
int main(void)
  #ifdef PROJECT1
    project1();
  #endif
  return 0;
/**
* @file memory.c
* @brief implements memory.h
* implements software defined functions for copying, allocating, and freeing
* memory, without relying on hardware specifically.
* @author Seth Miers and Jake Cazden
  @date February 11, 2017
#include "memory.h"
/* Only need the following if we cant use
* built in malloc and free functions
* extern void __HeapBase, __HeapLimit;
/* Needed to return null pointers
* This is defined in stddef so it's commented out
* #ifndef NULL
* #define NULL ((void*)0)
* #endif
*/
/* TODO remove this if not allowed to use malloc and free */
#include <stdlib.h>
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length)
  /* create a new array to copy into to prevent corruption */
  uint8 t my array[length];
  /* copy our current array into the new array */
  my memcpy(src, my array, length);
```

```
/* copy the new array into the destination array*/
  return my memcpy(my array, dst, length);
}
uint8_t * my_memcpy(uint8_t * src, uint8_t * dst, size_t length)
  /* check for null pointers */
  if(!src || !dst)
     return NULL;
  /* create a variable to iterate through (for loop) */
  size t i = 0;
  /* save the original destination since we'll be changing its value */
  uint8 t^* orig dst = dst;
  /* loop for how many bytes there are */
  for(i=0;i<length;i++)
     /* copy the source to the destination */
     *dst++ = *src++;
  return orig dst;
uint8 t * my memset(uint8 t * src, size t length, uint8 t value)
  /* check for null pointers */
  if(!src)
     return NULL;
  /* create a variable to iterate through (for loop) */
  /* loop for how many bytes there are */
  for(i=0;i<length;i++)
     /* copy the value into the source */
     *src++ = value;
  return src;
uint8 t * my memzero(uint8 t * src, size t length)
  /* just call my memset with a value of 0 */
  return my memset(src, length, 0);
uint8 t * my reverse(uint8 t * src, size t length)
  /* check for null pointers */
  if(!src)
```

```
return NULL;
  /* create a temporary array */
  uint8 t my array[length];
  /* copy the source into the temporary array */
  my_memcpy(src, my_array, length);
  /* create an address that points to the end of the array */
  uint8 t * my array ptr = &my array[length-1];
  /* loop for how many bytes there are */
  size t i = 0;
  for(i=0;i<length;i++)
  {
     /* copy the destination of the pointer
     * of the end of the array into the srouce */
     *src++ = *my array ptr--;
  return src;
void * reserve words(size t length)
  void* src;
  /* malloc will return null if it fails */
  src = (void*)malloc(length*sizeof(void*));
  return src;
}
uint8 t free words(void * src)
  free(src);
  return 0;
* Copyright (C) 2017 by Alex Fosdick - University of Colorado
* Redistribution, modification or use of this software in source or binary
* forms is permitted as long as the files maintain this copyright. Users are
* permitted to modify this and use it to learn about the field of embedded
* software. Alex Fosdick and the University of Colorado are not liable for any
* misuse of this material.
* @file project1 test.c
* @brief This file is to be used to project 1.
* @author Alex Fosdick
* @date April 2, 2017
*/
```

```
#include <stdio.h>
#include <stdint.h>
#include "platform.h"
#include "project1.h"
#include "memory.h"
#include "debug.h"
#include "conversion.h"
int8 t test data1() {
 uint8_t * ptr;
 int32 t num = -4096;
 uint32 t digits;
 int32_t value;
 PRINTF("\ntest_data1();\n");
 ptr = (uint8 t*) reserve words( DATA SET SIZE W );
 if (! ptr )
 {
  return TEST_ERROR;
 digits = my_itoa( num, ptr, BASE_16);
 value = my_atoi( ptr, digits, BASE_16);
 #ifdef VERBOSE
 PRINTF(" Initial number: %d\n", num);
 PRINTF(" Final Decimal number: %d\n", value);
 #endif
 free words( (uint32 t*)ptr );
 if (value != num)
  return TEST_ERROR;
 return TEST NO ERROR;
int8_t test_data2() {
 uint8_t * ptr;
 int32 t num = 123456;
 uint32 t digits;
 int32 t value;
 PRINTF("test data2();\n");
 ptr = (uint8 t^*) reserve words(DATA SET SIZE W);
 if (! ptr )
  return TEST_ERROR;
 digits = my itoa( num, ptr, BASE 10);
```

```
value = my atoi( ptr, digits, BASE 10);
 #ifdef VERBOSE
 PRINTF(" Initial Decimal number: %d\n", num);
 PRINTF(" Final Decimal number: %d\n", value);
 #endif
 free words( (uint32 t*)ptr );
 if (value!= num)
  return TEST_ERROR;
 return TEST NO ERROR;
int8_t test_memmove1() {
 uint8 ti;
 int8 t ret = TEST_NO_ERROR;
 uint8 t * set;
 uint8 t * ptra;
 uint8_t * ptrb;
 PRINTF("test_memmove1() - NO OVERLAP\n");
 set = (uint8 t*) reserve words( MEM SET SIZE W );
 if (! set)
  return TEST ERROR;
 ptra = &set[0];
 ptrb = &set[16];
 /* Initialize the set to test values */
 for(i = 0; i < MEM SET SIZE B; <math>i++)
 {
  set[i] = i;
 print array(set, MEM SET SIZE B);
 my memmove(ptra, ptrb, TEST MEMMOVE LENGTH);
 print array(set, MEM SET SIZE B);
 for (i = 0; i < TEST MEMMOVE LENGTH; i++)
  if (set[i + 16] != i)
   ret = TEST_ERROR;
 free words( (uint32 t*)set );
 return ret;
```

```
int8 t test memmove2() {
 uint8 t i;
 int8_t ret = TEST_NO_ERROR;
 uint8 t * set;
 uint8 t * ptra;
 uint8 t * ptrb;
 PRINTF("test_memmove2() -OVERLAP END OF SRC BEGINNING OF DST\n");
 set = (uint8 t^*) reserve words(MEM SET SIZE W);
 if (! set)
  return TEST_ERROR;
 ptra = &set[0];
 ptrb = &set[8];
 /* Initialize the set to test values */
 for(i = 0; i < MEM SET SIZE B; <math>i++) {
  set[i] = i;
 print array(set, MEM SET SIZE B);
 my memmove(ptra, ptrb, TEST MEMMOVE LENGTH);
 print array(set, MEM SET SIZE B);
 for (i = 0; i < TEST MEMMOVE LENGTH; i++)
  if (set[i + 8] != i)
   ret = TEST_ERROR;
 free_words( (uint32_t*)set );
 return ret;
int8 t test memmove3() {
 uint8 t i;
 int8 t ret = TEST NO ERROR;
 uint8_t * set;
 uint8 t * ptra;
 uint8_t * ptrb;
 PRINTF("test_memove3() - OVERLAP END OF DEST BEGINNING OF SRC\n");
 set = (uint8 t*)reserve words( MEM SET SIZE W);
 if (! set)
 {
```

```
return TEST ERROR;
 ptra = &set[8];
 ptrb = &set[0];
 /* Initialize the set to test values */
 for(i = 0; i < MEM\_SET\_SIZE\_B; i++)
  set[i] = i;
 print_array(set, MEM_SET_SIZE_B);
 my_memmove(ptra, ptrb, TEST_MEMMOVE_LENGTH);
 print_array(set, MEM_SET_SIZE_B);
 for (i = 0; i < TEST MEMMOVE LENGTH; i++)
  if (set[i] != (i + 8))
   ret = TEST_ERROR;
 free words( (uint32 t*)set );
 return ret;
int8_t test_memcpy() {
 uint8 t i;
 int8 t ret = TEST NO ERROR;
 uint8_t * set;
 uint8 t * ptra;
 uint8_t * ptrb;
 PRINTF("test_memcpy()\n");
 set = (uint8_t*) reserve_words(MEM_SET_SIZE_W);
 if (! set )
  return TEST_ERROR;
 ptra = &set[0];
 ptrb = &set[16];
 /* Initialize the set to test values */
 for(i = 0; i < MEM SET SIZE B; <math>i++) {
  set[i] = i;
 print_array(set, MEM_SET_SIZE_B);
```

```
my memcpy(ptra, ptrb, TEST MEMMOVE LENGTH);
 print array(set, MEM SET SIZE B);
 for (i = 0; i < TEST_MEMMOVE_LENGTH; i++)
  if (set[i+16] != i)
   ret = TEST ERROR;
 free_words( (uint32_t*)set );
 return ret;
int8 t test memset()
 uint8 t i;
 uint8 t ret = TEST NO ERROR;
 uint8_t * set;
 uint8 t * ptra;
 uint8 t * ptrb;
 PRINTF("test memset()\n");
 set = (uint8 t*)reserve words(MEM SET SIZE W);
 if (! set )
  return TEST_ERROR;
 ptra = &set[0];
 ptrb = &set[16];
 /* Initialize the set to test values */
 for(i = 0; i < MEM SET SIZE B; <math>i++)
 {
  set[i] = i;
 print_array(set, MEM_SET_SIZE_B);
 my memset(ptra, MEM SET SIZE B, 0xFF);
 print array(set, MEM SET SIZE B);
 my memzero(ptrb, MEM ZERO LENGTH);
 print array(set, MEM SET SIZE B);
 /* Validate Set & Zero Functionality */
 for (i = 0; i < MEM ZERO LENGTH; i++)
  if (set[i] != 0xFF)
   ret = TEST ERROR;
  if (set[16 + i]! = 0)
```

```
ret = TEST ERROR;
    free words( (uint32 t*)set );
   return ret;
int8 t test reverse()
   uint8 t i;
    int8_t ret = TEST_NO_ERROR;
    uint8 t * copy;
    uint8_t set[MEM_SET_SIZE_B] = \{0x3F, 0x73, 0x72, 0x33, 0x54, 0x43, 0x72, 0x26, 0x43, 0x43, 0x44, 0x4
                                                               0x48, 0x63, 0x20, 0x66, 0x6F, 0x00, 0x20, 0x33,
                                                               0x72, 0x75, 0x74, 0x78, 0x21, 0x4D, 0x20, 0x40,
                                                               0x20, 0x24, 0x7C, 0x20, 0x24, 0x69, 0x68, 0x54
                                                           };
    PRINTF("test reverse()\n");
    copy = (uint8 t*)reserve words(MEM SET SIZE W);
    if (! copy )
       return TEST ERROR;
    my_memcpy(set, copy, MEM_SET_SIZE_B);
    print array(set, MEM SET SIZE B);
    my reverse(set, MEM SET SIZE B);
   print array(set, MEM SET SIZE B);
    for (i = 0; i < MEM SET SIZE B; i++)
       if (set[i] != copy[MEM SET SIZE B - i - 1])
           ret = TEST_ERROR;
   free_words( (uint32_t*)copy );
   return ret;
void project1(void)
   uint8_t i;
    int8 t failed = 0;
    int8 t results[TESTCOUNT];
    results[0] = test_data1();
```

```
results[1] = test data2();
 results[2] = test memmove1();
 results[3] = test memmove2();
 results[4] = test memmove3();
 results[5] = test memcpy();
 results[6] = test memset();
 results[7] = test reverse();
 for (i = 0; i < TESTCOUNT; i++)
  failed += results[i]:
 PRINTF("-----\n");
 PRINTF("Test Results:\n");
 PRINTF(" PASSED: %d / %d\n", (TESTCOUNT - failed), TESTCOUNT);
 PRINTF(" FAILED: %d / %d\n", failed, TESTCOUNT);
 PRINTF("-----\n"):
**
     Processors:
                    MKL25Z128FM4
                MKL25Z128FT4
                MKL25Z128LH4
                MKL25Z128VLK4
**
     Compilers:
                    Keil ARM C/C++ Compiler
                Freescale C/C++ for Embedded ARM
                GNU C Compiler
                GNU C Compiler - CodeSourcery Sourcery G++
                IAR ANSI C/C++ Compiler for ARM
**
    Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
**
     Version:
                   rev. 2.5, 2015-02-19
**
    Build:
                  b150220
**
**
    Abstract:
**
       Provides a system configuration function and a global variable that
       contains the system frequency. It configures the device and initializes
       the oscillator (PLL) that is part of the microcontroller device.
**
**
**
     Copyright (c) 2015 Freescale Semiconductor, Inc.
**
     All rights reserved.
**
**
     Redistribution and use in source and binary forms, with or without modification,
**
     are permitted provided that the following conditions are met:
**
     o Redistributions of source code must retain the above copyright notice, this list
      of conditions and the following disclaimer.
**
**
**
     o Redistributions in binary form must reproduce the above copyright notice, this
**
      list of conditions and the following disclaimer in the documentation and/or
```

```
other materials provided with the distribution.
**
**
     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
     contributors may be used to endorse or promote products derived from this
**
**
     software without specific prior written permission.
**
**
    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND
**
     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
**
     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**
    DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
LIABLE FOR
**
     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES
    (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**
     LOSS OF USE, DATA, OR PROFITS: OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
ON
**
    ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**
     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
**
    SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
**
                 www.freescale.com
    http:
**
    mail:
                  support@freescale.com
**
**
    Revisions:
**
    - rev. 1.0 (2012-06-13)
       Initial version.
**
**
    - rev. 1.1 (2012-06-21)
**
       Update according to reference manual rev. 1.
**
     - rev. 1.2 (2012-08-01)
**
       Device type UARTLP changed to UART0.
**
     - rev. 1.3 (2012-10-04)
**
       Update according to reference manual rev. 3.
    - rev. 1.4 (2012-11-22)
**
**
       MCG module - bit LOLS in MCG S register renamed to LOLS0.
**
       NV registers - bit EZPORT DIS in NV FOPT register removed.
     - rev. 1.5 (2013-04-05)
**
       Changed start of doxygen comment.
**
**
    - rev. 2.0 (2013-10-29)
**
       Register accessor macros added to the memory map.
**
       Symbols for Processor Expert memory map compatibility added to the memory map.
**
       Startup file for gcc has been updated according to CMSIS 3.2.
**
       System initialization updated.
**
    - rev. 2.1 (2014-07-16)
       Module access macro module BASES replaced by module BASE PTRS.
**
**
       System initialization and startup updated.
**
     - rev. 2.2 (2014-08-22)
**
       System initialization updated - default clock config changed.
**
     - rev. 2.3 (2014-08-28)
       Update of startup files - possibility to override DefaultISR added.
**
**
    - rev. 2.4 (2014-10-14)
**
       Interrupt INT LPTimer renamed to INT LPTMR0.
```

**

```
- rev. 2.5 (2015-02-19)
     Renamed interrupt vector LLW to LLWU.
/*!
* @file MKL25Z4
* @version 2.5
* @date 2015-02-19
* @brief Device specific configuration file for MKL25Z4 (implementation file)
* Provides a system configuration function and a global variable that contains
* the system frequency. It configures the device and initializes the oscillator
* (PLL) that is part of the microcontroller device.
*/
#include <stdint.h>
#include "MKL25Z4.h"
/* _____
 -- Core clock
 */
uint32 t SystemCoreClock = DEFAULT SYSTEM CLOCK;
/* ______
 -- SystemInit()
 */
void SystemInit (void) {
#if (DISABLE WDOG)
/* SIM COPC: COPT=0,COPCLKS=0,COPW=0 */
SIM->COPC = (uint32 t)0x00u;
#endif /* (DISABLE WDOG) */
#ifdef CLOCK SETUP
if((RCM->SRS0 \& RCM SRS0 WAKEUP MASK) != 0x00U)
 if((PMC->REGSC & PMC REGSC ACKISO MASK) != 0x00U)
  PMC->REGSC |= PMC REGSC_ACKISO_MASK; /* Release hold with ACKISO: Only has an effect if
recovering from VLLSx.*/
 }
/* Power mode protection initialization */
#ifdef SYSTEM SMC PMPROT VALUE
SMC->PMPROT = SYSTEM SMC PMPROT VALUE;
#endif
```

```
/* System clock initialization */
 /* Internal reference clock trim initialization */
#if defined(SLOW TRIM ADDRESS)
 if (*((uint8 t*)SLOW TRIM ADDRESS) != 0xFFU) {
                                                               /* Skip if non-volatile flash memory
is erased */
  MCG->C3 = *((uint8 t*)SLOW TRIM ADDRESS);
 #endif /* defined(SLOW TRIM ADDRESS) */
 #if defined(SLOW FINE TRIM ADDRESS)
  MCG->C4 = (MCG->C4 \& \sim (MCG C4 SCFTRIM MASK)) | ((*(uint8 t*)
SLOW FINE TRIM ADDRESS)) & MCG C4 SCFTRIM MASK);
 #endif
 #if defined(FAST_TRIM_ADDRESS)
  MCG->C4 = (MCG->C4 & ~(MCG C4 FCTRIM MASK)) |((*((uint8_t*) FAST_TRIM_ADDRESS)) &
MCG C4 FCTRIM MASK);
 #endif
#if defined(SLOW TRIM ADDRESS)
 #endif /* defined(SLOW TRIM ADDRESS) */
 /* Set system prescalers and clock sources */
 SIM->CLKDIV1 = SYSTEM SIM CLKDIV1 VALUE; /* Set system prescalers */
 SIM->SOPT1 = ((SIM->SOPT1) & (uint32 t)(\sim(SIM SOPT1 OSC32KSEL MASK)))
((SYSTEM SIM SOPT1 VALUE) & (SIM SOPT1 OSC32KSEL MASK)); /* Set 32 kHz clock source
(ERCLK32K) */
 SIM->SOPT2 = ((SIM->SOPT2) & (uint32 t)(~(SIM SOPT2 PLLFLLSEL MASK))) |
((SYSTEM SIM SOPT2 VALUE) & (SIM SOPT2 PLLFLLSEL MASK)); /* Selects the high frequency
clock for various peripheral clocking options. */
 SIM->SOPT2 = ((SIM->SOPT2) & (uint32 t)(\sim(SIM SOPT2 TPMSRC MASK))) |
((SYSTEM SIM SOPT2 VALUE) & (SIM SOPT2 TPMSRC MASK)); /* Selects the clock source for the
TPM counter clock. */
#if ((MCG MODE == MCG MODE FEI) || (MCG MODE == MCG MODE FBI) || (MCG MODE ==
MCG MODE BLPI))
/* Set MCG and OSC */
#if ((((SYSTEM OSCO CR VALUE) & OSC CR ERCLKEN MASK) != 0x00U) ||
(((SYSTEM MCG C5 VALUE) & MCG C5 PLLCLKEN0 MASK) != 0x00U))
 /* SIM SCGC5: PORTA=1 */
 SIM SCGC5 |= SIM SCGC5 PORTA MASK;
 /* PORTA PCR18: ISF=0,MUX=0 */
 PORTA PCR18 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK | PORT PCR MUX(0x07)));
 if (((SYSTEM MCG C2 VALUE) & MCG C2 EREFS0 MASK) != 0x00U) {
 /* PORTA PCR19: ISF=0,MUX=0 */
 PORTA PCR19 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK | PORT_PCR_MUX(0x07)));
#endif
 MCG->SC = SYSTEM MCG SC VALUE;
                                         /* Set SC (fast clock internal reference divider) */
 MCG->C1 = SYSTEM MCG C1 VALUE;
                                         /* Set C1 (clock source selection, FLL ext. reference divider,
int. reference enable etc.) */
 /* Check that the source of the FLL reference clock is the requested one. */
 if (((SYSTEM MCG C1 VALUE) & MCG C1 IREFS MASK) != 0x00U) {
  while((MCG->S \& MCG S IREFST MASK) == 0x00U) {
 } else {
```

```
while((MCG->S & MCG S IREFST MASK) != 0x00U) {
 }
 MCG->C2 = (SYSTEM MCG C2 VALUE) & (uint8 t)(\sim (MCG C2 LP MASK)); /* Set C2 (freq. range,
ext. and int. reference selection etc.; low power bit is set later) */
 MCG->C4 = ((SYSTEM MCG C4 VALUE) & (uint8 t)(~(MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK))) | (MCG->C4 & (MCG C4 FCTRIM MASK | MCG C4 SCFTRIM MASK));
/* Set C4 (FLL output: trim values not changed) */
 OSC0->CR = SYSTEM OSC0 CR VALUE; /* Set OSC CR (OSCERCLK enable, oscillator capacitor
load) */
 #if (MCG MODE == MCG MODE BLPI)
 /* BLPI specific */
 MCG->C2 = (MCG C2 LP MASK);
                                     /* Disable FLL and PLL in bypass mode */
 #endif
#else /* MCG MODE */
 /* Set MCG and OSC */
 /* SIM SCGC5: PORTA=1 */
 SIM SCGC5 |= SIM SCGC5 PORTA MASK;
 /* PORTA PCR18: ISF=0,MUX=0 */
 PORTA PCR18 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK | PORT PCR MUX(0x07)));
 if (((SYSTEM MCG C2 VALUE) & MCG C2 EREFS0 MASK) != 0x00U) {
 /* PORTA PCR19: ISF=0,MUX=0 */
 PORTA PCR19 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK | PORT PCR MUX(0x07)));
 MCG->SC = SYSTEM MCG SC VALUE;
                                       /* Set SC (fast clock internal reference divider) */
 MCG->C2 = (SYSTEM MCG C2 VALUE) & (uint8 t)(\sim (MCG C2 LP MASK)); /* Set C2 (freq. range,
ext. and int. reference selection etc.; low power bit is set later) */
 OSC0->CR = SYSTEM OSC0 CR VALUE; /* Set OSC CR (OSCERCLK enable, oscillator capacitor
load) */
 #if (MCG MODE == MCG MODE PEE)
 MCG->C1 = (SYSTEM MCG C1 VALUE) | MCG C1 CLKS(0x02); /* Set C1 (clock source selection, FLL
ext. reference divider, int. reference enable etc.) - PBE mode*/
 #else
 MCG->C1 = SYSTEM MCG C1 VALUE; /* Set C1 (clock source selection, FLL ext. reference divider,
int. reference enable etc.) */
 #endif
 if (((SYSTEM MCG C2 VALUE) & MCG C2 EREFS0 MASK) != 0x00U) {
  while((MCG->S & MCG S OSCINITO MASK) == 0x00U) { /* Check that the oscillator is running */
 /* Check that the source of the FLL reference clock is the requested one. */
 if (((SYSTEM MCG C1 VALUE) & MCG C1 IREFS MASK) != 0x00U) {
  while((MCG->S & MCG S IREFST MASK) == 0x00U) {
  }
  while((MCG->S & MCG S IREFST MASK) != 0x00U) {
 MCG->C4 = ((SYSTEM MCG C4 VALUE) & (uint8 t)(~(MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK))) | (MCG->C4 & (MCG C4 FCTRIM MASK | MCG C4 SCFTRIM MASK));
/* Set C4 (FLL output; trim values not changed) */
```

```
#endif /* MCG MODE */
/* Common for all MCG modes */
/* PLL clock can be used to generate clock for some devices regardless of clock generator (MCGOUTCLK)
mode. */
 MCG->C5 = (SYSTEM MCG C5 VALUE) & (uint8 t)(~(MCG C5 PLLCLKEN0 MASK)); /* Set C5
(PLL settings, PLL reference divider etc.) */
 MCG->C6 = (SYSTEM MCG C6 VALUE) & (uint8 t)~(MCG C6 PLLS MASK); /* Set C6 (PLL select,
VCO divider etc.) */
 if ((SYSTEM MCG C5 VALUE) & MCG C5 PLLCLKEN0 MASK) {
  MCG->C5 |= MCG C5 PLLCLKEN0 MASK; /* PLL clock enable in mode other than PEE or PBE */
/* BLPE, PEE and PBE MCG mode specific */
#if (MCG MODE == MCG MODE BLPE)
 MCG->C2 = (MCG C2 LP MASK);
                                    /* Disable FLL and PLL in bypass mode */
#elif ((MCG MODE == MCG MODE PBE) || (MCG MODE == MCG MODE PEE))
 MCG->C6 = (MCG C6 PLLS MASK);
                                    /* Set C6 (PLL select, VCO divider etc.) */
 while((MCG->S & MCG S LOCK0 MASK) == 0x00U) { /* Wait until PLL is locked*/
 #if (MCG MODE == MCG MODE PEE)
 MCG->C1 &= (uint8 t)~(MCG C1 CLKS MASK);
 #endif
#endif
#if ((MCG MODE == MCG MODE FEI) || (MCG MODE == MCG MODE FEE))
 while((MCG->S & MCG S CLKST MASK) != 0x00U) { /* Wait until output of the FLL is selected */
 /* Use LPTMR to wait for 1ms for FLL clock stabilization */
 SIM SCGC5 |= SIM SCGC5 LPTMR MASK; /* Alow software control of LPMTR */
 LPTMR0->CMR = LPTMR CMR COMPARE(0); /* Default 1 LPO tick */
 LPTMR0->CSR = (LPTMR CSR TCF MASK | LPTMR CSR TPS(0x00));
 LPTMR0->PSR = (LPTMR PSR PCS(0x01) | LPTMR PSR PBYP MASK); /* Clock source: LPO, Prescaler
bypass enable */
 LPTMR0->CSR = LPTMR CSR TEN MASK; /* LPMTR enable */
 while((LPTMR0 CSR & LPTMR CSR TCF MASK) == 0u) {
 LPTMR0 CSR = 0x00;
                             /* Disable LPTMR */
 SIM SCGC5 &= (uint32 t)~(uint32 t)SIM SCGC5 LPTMR MASK;
#elif ((MCG MODE == MCG MODE FBI) || (MCG MODE == MCG MODE BLPI))
 while((MCG->S & MCG S CLKST MASK) != 0x04U) { /* Wait until internal reference clock is selected as
MCG output */
#elif ((MCG MODE == MCG MODE FBE) || (MCG MODE == MCG MODE PBE) || (MCG MODE ==
MCG MODE BLPE))
 while((MCG->S & MCG S CLKST MASK) != 0x08U) { /* Wait until external reference clock is selected as
MCG output */
 }
#elif (MCG MODE == MCG MODE PEE)
 while((MCG->S & MCG S CLKST MASK) != 0x0CU) { /* Wait until output of the PLL is selected */
 }
#endif
```

```
#if (((SYSTEM SMC PMCTRL VALUE) & SMC PMCTRL RUNM MASK) == (0x02U <<
SMC PMCTRL RUNM SHIFT))
 SMC->PMCTRL = (uint8 t)((SYSTEM SMC PMCTRL VALUE) & (SMC PMCTRL RUNM MASK)); /*
Enable VLPR mode */
 while(SMC->PMSTAT != 0x04U) { /* Wait until the system is in VLPR mode */
#endif
 /* PLL loss of lock interrupt request initialization */
 if (((SYSTEM MCG C6 VALUE) & MCG C6 LOLIE0 MASK) != 0U) {
  NVIC EnableIRQ(MCG IRQn); /* Enable PLL loss of lock interrupt request */
#endif
}
  _____
 -- SystemCoreClockUpdate()
void SystemCoreClockUpdate (void) {
 uint32 t MCGOUTClock; /* Variable to store output clock frequency of the MCG module */
 uint16 t Divider;
 if ((MCG->C1 \& MCG C1 CLKS MASK) == 0x00U) {
  /* Output of FLL or PLL is selected */
  if ((MCG->C6 \& MCG C6 PLLS MASK) == 0x00U) {
  /* FLL is selected */
  if ((MCG->C1 \& MCG C1 IREFS MASK) == 0x00U) {
   /* External reference clock is selected */
   MCGOUTClock = CPU XTAL CLK HZ; /* System oscillator drives MCG clock */
   if ((MCG->C2 & MCG C2 RANGE0 MASK) != 0x00U) {
    switch (MCG->C1 & MCG C1 FRDIV MASK) {
    case 0x38U:
     Divider = 1536U;
     break;
    case 0x30U:
     Divider = 1280U;
     break;
    default:
     Divider = (uint16 t)(32LU << ((MCG->C1 & MCG C1 FRDIV MASK) >>
MCG C1 FRDIV SHIFT));
     break;
   } else {/* ((MCG->C2 & MCG C2 RANGE MASK) != 0x00U) */
    Divider = (uint16 t)(1LU << ((MCG->C1 & MCG C1 FRDIV MASK) >> MCG C1 FRDIV SHIFT));
   MCGOUTClock = (MCGOUTClock / Divider); /* Calculate the divided FLL reference clock */
   \frac{1}{2} else { /* (!((MCG->C1 & MCG C1 IREFS MASK) == 0x00U)) */
   MCGOUTClock = CPU INT SLOW CLK HZ; /* The slow internal reference clock is selected */
   /* Select correct multiplier to calculate the MCG output clock */
   switch (MCG->C4 & (MCG C4 DMX32 MASK | MCG C4 DRST DRS MASK)) {
```

```
case 0x00U:
    MCGOUTClock *= 640U;
    break;
   case 0x20U:
    MCGOUTClock *= 1280U;
    break;
   case 0x40U:
    MCGOUTClock *= 1920U;
    break;
   case 0x60U:
    MCGOUTClock *= 2560U;
    break;
   case 0x80U:
    MCGOUTClock *= 732U;
    break;
   case 0xA0U:
    MCGOUTClock *= 1464U;
    break:
   case 0xC0U:
    MCGOUTClock *= 2197U;
    break;
   case 0xE0U:
    MCGOUTClock *= 2929U;
    break:
   default:
    break;
  \frac{1}{2} else { /* (!((MCG->C6 & MCG C6 PLLS MASK) == 0x00U)) */
  /* PLL is selected */
  Divider = (((uint16 t)MCG->C5 \& MCG C5 PRDIV0 MASK) + 0x01U);
  MCGOUTClock = (uint32_t)(CPU_XTAL_CLK_HZ / Divider); /* Calculate the PLL reference clock */
  Divider = (((uint16\ t)MCG->C6\ \& MCG\ C6\ VDIV0\ MASK) + 24U);
                             /* Calculate the MCG output clock */
  MCGOUTClock *= Divider;
  } else if ((MCG->C1 \& MCG C1 CLKS MASK) == 0x40U) {
  /* Internal reference clock is selected */
  if ((MCG->C2 \& MCG C2 IRCS MASK) == 0x00U) {
  MCGOUTClock = CPU INT SLOW CLK HZ; /* Slow internal reference clock selected */
  \frac{1}{2} else { /* (!((MCG->C2 & MCG C2 IRCS MASK) == 0x00U)) */
  Divider = (uint16 t)(0x01LU << ((MCG->SC & MCG SC FCRDIV MASK) >>
MCG SC FCRDIV SHIFT));
  MCGOUTClock = (uint32 t) (CPU INT FAST CLK HZ / Divider); /* Fast internal reference clock
selected */
  } else if ((MCG->C1 \& MCG C1 CLKS MASK) == 0x80U) {
 /* External reference clock is selected */
  MCGOUTClock = CPU XTAL CLK HZ; /* System oscillator drives MCG clock */
 \frac{1}{2} else { /* (!((MCG->C1 & MCG C1 CLKS MASK) == 0x80U)) */
 /* Reserved value */
 return;
 SystemCoreClock = (MCGOUTClock / (0x01U + ((SIM->CLKDIV1 & SIM CLKDIV1 OUTDIV1 MASK)
```

```
>> SIM_CLKDIV1_OUTDIV1_SHIFT)));
}
```