```
# the com port will be a thread that is running the whole time
import threading
# we need to communicate with a serial device
import serial
import binascii
# for printing and logging errors
import traceback
import logging
import time
    import queue
except:
    import Queue as queue
class comPort(threading.Thread):
    def __init__(self, inqueue, outqueue, device, baud = 115200, _timeout
= 0.001, _stopbits = serial.STOPBITS_ONE, support early = False):
        # initialize the thread
        threading. Thread. init (self)
        self.setDaemon(True)
        self.logger = logging.getLogger("BoardUI.CharStream")
        self.loggermain = logging.getLogger("BoardUI.Main")
        self.loggermain.debug("Setting up comPort thread")
        self.inqueue = inqueue
        self.outqueue = outqueue
        self.support early = support early
        self.stop = False
        self.com = None
        timeout = time.time() + 1
        self.loggermain.debug("Opening serial port")
        while self.com == None:
            try:
                self.com = serial.Serial()
                self.com.port = device
                self.com.baudrate = baud
                self.com.timeout = _timeout
                self.com.stopbits = _stopbits
                self.com.open()
                self.com.reset input buffer()
                self.com.reset output buffer()
                self.com.flush()
                self.stop = False
            except:
                self.stop = True
                self.com = None
                if time.time() > timeout:
                    self.loggermain.debug("Could not connect to the
serial port. Canceling.")
        if not self.stop:
```

```
self.start()
    def run(self):
        self.readerThread = threading.Thread(target=self.reader,
name='comrx')
        self.readerThread.setDaemon(True)
        self.readerThread.start()
        self.writerThread = threading.Thread(target=self.writer,
name='comtx')
        self.writerThread.setDaemon(True)
        self.writerThread.start()
        while not self.stop:
            pass
        self.readerThread.join()
        self.writerThread.join()
            self.loggermain.debug("Closing serial port")
            while(self.com.isOpen()):
                self.com.close()
        except:
            self.loggermain.error(traceback.format exc())
            self.loggermain.debug("Couldn't close the serial device
properly")
    def reader(self):
        while not self.stop:
            try:
                buff in = self.com.read(1)
                if len(buff in) > 0:
                     self.inqueue.put(buff in)
                     #print "Got: " + str(\overline{b}inascii.hexlify(buff in))
            except:
                pass
            finally:
                buff in = ''
    def writer(self):
        while not self.stop:
            try:
                buff out = self.outqueue.get(timeout = 0)
                if len(buff out) > 0:
                     for c in buff out:
                         self.com.write(c)
                         print "Sent: " + str(binascii.hexlify(c))
                         time.sleep(0.02)
            except:
                pass
            finally:
                buff_out = ''
    def Stop(self):
        self.loggermain.debug("Stopping comPort thread")
        self.stop = True
import wx
import wx.xrc
import wx.adv
import os
import time
```

```
import calendar
import binascii
import com
import re
from serial.tools import list ports
import threading
import queue
class convertFile(threading.Thread):
    def __init__(self, filein, fileout, inqueue):
        threading.Thread.__init__(self)
        self.setDaemon(True)
        self.filein = filein
        self.fileout = fileout
        self.inqueue = inqueue
        self.SYSTEM ID = 0
        self.SYSTEM VERSION = 1
        self.LOGGER INITIALIZED = 2
        self.GPIO INITIALIZED = 3
        self.SYSTEM INITIALIZED = 4
        self.SYSTEM HALTED = 5
        self.INFO = 6
        self.WARNING = 7
        self.ERROR = 8
        self.PROFILING STARTED = 9
        self.PROFILING_RESULT = 10
        self.PROFILING COMPLETED = 11
        self.DATA RECIEVED = 12
        self.DATA ANALYSIS STARTED = 13
        self.DATA ALPHA COUNT = 14
        self.DATA NUMERIC COUNT = 15
        self.DATA PUNCTUATION COUNT = 16
        self.DATA MISC COUNT = 17
        self.DATA ANALYSIS COMPLETED = 18
        self.HEARTBEAT = 19
        self.CORE DUMP = 20
        self.FUNC CIRCBUF = 0
        self.FUNC CONVERSION = 1
        self.FUNC DATA = 2
        self.FUNC_DEBUG = 3
self.FUNC_LOGGER = 4
        self.FUNC\_LOGGER\_QUEUE = 5
        self.FUNC MAIN = 6
        self.FUNC MEMORY = 7
        self.FUNC NORDIC = 8
        self.FUNC PORT = 9
        self.FUNC_PROJECT1 = 10
        self.FUNC PROJECT2 = 11
        self.FUNC_PROJECT3 = 12
        self.FUNC\_PROJECT4 = 13
        self.FUNC\_SPI = 14
        self.FUNC\_UART = 15
        self.FUNC UNITTEST = 16
        self.log = bytearray(b'')
        self.totallog = ''
```

```
self.newdata = ''
    self.logid = 0
    self.moduleid = 0
    self.loglength = 0
    self.timestamp = 0
    self.payload = bytearray(b'')
    self.checksum = 0
    self.stop = False
    if not self.stop:
        self.start()
def run(self):
    while not self.stop:
        self.checksum = 0
        byte s = [self.inqueue.get()]
        self.log.extend(byte s)
        if not byte s:
            break
        self.logid = int(byte s[0].encode('hex'), 16)
        self.checksum ^= self.logid
        byte s = [self.inqueue.get()]
        self.log.extend(byte_s)
        if not byte s:
            break
        self.moduleid = int(byte_s[0].encode('hex'), 16)
        self.checksum ^= self.moduleid
        byte s = [self.inqueue.get()]
        byte s.append(self.inqueue.get())
        self.log.extend(byte s)
        self.loglength = int(byte s[0].encode('hex'), 16) + 
                (256*(int(byte s[1].encode('hex'),16)))
        for i in range (0,2):
            self.checksum ^= int(byte s[i].encode('hex'),16)
        byte s = [self.inqueue.get()]
        byte s.append(self.inqueue.get())
        byte s.append(self.inqueue.get())
        byte s.append(self.inqueue.get())
        self.log.extend(byte s)
        self.timestamp = int(byte s[0].encode('hex'), 16) + 
                (256*(int(byte s[1].encode('hex'),16)))+\
                (65536*(int(byte s[2].encode('hex'),16)))+\
                (16777216*(int(byte s[3].encode('hex'),16)))
        for i in range (0,4):
            self.checksum ^= int(byte s[i].encode('hex'),16)
        for i in range(0, self.loglength):
            char = self.inqueue.get()
            self.payload.append(ord(char))
        self.log.extend(self.payload)
        for i in range(0, self.loglength):
            self.checksum ^= self.payload[i]
        byte s = [self.inqueue.get()]
        self.log.extend(byte s)
        self.checksum ^= int(byte s[0].encode('hex'), 16)
        # format all the packet data and print to file
        self.formatpacket()
def convertascii(self, packet):
    return str(bytearray(packet))
```

```
def convertint(self, packet, length):
       packet int = 0
       for i in range(0, int(length)):
            if type(packet[i]) == type('a'):
               packet int += (2**(i*8))*int(packet[i].encode('hex'),16)
            else:
               packet int +=
(2**(i*8))*int(chr(packet[i]).encode('hex'),16)
       return str(packet int)
   def convertraw(self, packet):
       return binascii.hexlify(packet)
   def formatpacket(self):
       packetstring = ''
       if not self.checksum:
           packetstring = "Checksum: PASS\t\t"
       else:
           packetstring = "Checksum: FAIL\t\t"
       packetstring += time.strftime('%Y-%m-%d %H:%M:%S',
time.localtime(self.timestamp))
       packetstring += "\t\t"
        # I really hate how python doesn't have a case switch
       if self.logid == self.SYSTEM ID:
           packetstring += "SYSTEM ID\t\t\t"
           payloadstring = self.convertraw(self.payload)
       elif self.logid == self.SYSTEM VERSION:
           packetstring += "SYSTEM VERSION\t\t\t\t"
           payloadstring = self.convertraw(self.payload)
       elif self.logid == self.LOGGER INITIALIZED:
           packetstring += "LOGGER INITIALIZED\t\t"
           payloadstring = self.convertraw(self.payload)
       elif self.logid == self.GPIO INITIALIZED:
           packetstring += "GPIO_INITIALIZED\t\t\t"
           payloadstring = self.convertraw(self.payload)
       elif self.logid == self.SYSTEM INITIALIZED:
           packetstring += "SYSTEM INITIALIZED\t\t\t"
           payloadstring = self.convertraw(self.payload)
       elif self.logid == self.SYSTEM HALTED:
           packetstring += "SYSTEM HALTED\t\t\t"
           payloadstring = self.convertraw(self.payload)
       elif self.logid == self.INFO:
           packetstring += "INFO\t\t\t\"
           payloadstring = self.convertascii(self.payload)
       elif self.logid == self.WARNING:
           packetstring += "WARNING\t\t\t\t"
           payloadstring = self.convertascii(self.payload)
       elif self.logid == self.ERROR:
           packetstring += "ERROR\t\t\t\t"
           payloadstring = self.convertascii(self.payload)
       elif self.logid == self.PROFILING STARTED:
           packetstring += "PROFILING STARTED\t\t\t\"
           payloadstring = self.convertraw(self.payload)
       elif self.logid == self.PROFILING RESULT:
           packetstring += "PROFILING RESULT\t\t\t"
           payloadstring = self.convertraw(self.payload)
       elif self.logid == self.PROFILING COMPLETED:
```

```
packetstring += "PROFILING COMPLETED\t\t\t\t"
   payloadstring = self.convertraw(self.payload)
elif self.logid == self.DATA RECIEVED:
   packetstring += "DATA_RECIEVED\t\t\"
   payloadstring = self.convertint(self.payload, self.loglength)
elif self.logid == self.DATA ANALYSIS STARTED:
   packetstring += "DATA ANALYSIS STARTED\t\t"
   payloadstring = self.convertint(self.payload, self.loglength)
elif self.logid == self.DATA ALPHA COUNT:
   packetstring += "DATA ALPHA_COUNT\t\t"
   payloadstring = self.convertint(self.payload, self.loglength)
elif self.logid == self.DATA NUMERIC COUNT:
   packetstring += "DATA NUMERIC COUNT\t\t"
   payloadstring = self.convertint(self.payload, self.loglength)
elif self.logid == self.DATA PUNCTUATION COUNT:
   packetstring += "DATA PUNCTUATION COUNT\t\t"
   payloadstring = self.convertint(self.payload, self.loglength)
elif self.logid == self.DATA MISC COUNT:
   packetstring += "DATA MISC COUNT\t\t"
   payloadstring = self.convertint(self.payload, self.loglength)
elif self.logid == self.DATA ANALYSIS COMPLETED:
   packetstring += "DATA ANALYSIS COMPLETED\t\t"
   payloadstring = self.convertint(self.payload, self.loglength)
elif self.logid == self.HEARTBEAT:
   packetstring += "HEARTBEAT\t\t\t"
   payloadstring = self.convertraw(self.payload)
elif self.logid == self.CORE DUMP:
   packetstring += "CORE DUMP\t\t\t"
   payloadstring = self.convertraw(self.payload)
else:
   packetstring += "BAD PACKET\t\t\t\"
   payloadstring = self.convertraw(self.payload)
if self.moduleid == self.FUNC CIRCBUF:
   packetstring += "FUNC CIRCBUF\t\t"
elif self.moduleid == self.FUNC CONVERSION:
   packetstring += "FUNC CONVERSION\t\t"
elif self.moduleid == self.FUNC_DATA:
   packetstring += "FUNC DATA\t\t"
elif self.moduleid == self.FUNC DEBUG:
   packetstring += "FUNC DEBUG\t\t"
elif self.moduleid == self.FUNC LOGGER:
   packetstring += "FUNC LOGGER\t\t"
elif self.moduleid == self.FUNC LOGGER QUEUE:
   packetstring += "FUNC LOGGER QUEUE\t\t"
elif self.moduleid == self.FUNC_MAIN:
   packetstring += "FUNC MAIN\t\t"
elif self.moduleid == self.FUNC MEMORY:
   packetstring += "FUNC MEMORY\t\t"
elif self.moduleid == self.FUNC NORDIC:
   packetstring += "FUNC NORDIC\t\t"
elif self.moduleid == self.FUNC PORT:
   packetstring += "FUNC PORT\t\t"
elif self.moduleid == self.FUNC PROJECT1:
   packetstring += "FUNC PROJECT1\t\t"
elif self.moduleid == self.FUNC PROJECT2:
   packetstring += "FUNC PROJECT2\t\t"
elif self.moduleid == self.FUNC PROJECT3:
   packetstring += "FUNC PROJECT3\t\t"
elif self.moduleid == self.FUNC PROJECT4:
```

```
elif self.moduleid == self.FUNC SPI:
            packetstring += "FUNC SPI\t\t"
        elif self.moduleid == self.FUNC UART:
            packetstring += "FUNC UART\t\t"
        elif self.moduleid == self.FUNC UNITTEST:
            packetstring += "FUNC UNITTEST\t\t"
            packetstring += "BAD PACKET\t\t"
        packetstring += "Length = " + str(self.loglength) + " Bytes\t\t"
        packetstring += "Data = " + repr(payloadstring) + "\r\n"
        self.payload = bytearray(b'')
        self.totallog += packetstring
        self.newdata += packetstring
    def convert(self):
        self.checksum = 0
        self.log = bytearray(b'')
        self.totallog = ''
        self.newdata = ''
        with open(self.filein, 'rb') as f:
            while (1):
                byte s = f.read(1)
                if not byte s:
                    break
                self.log.extend(byte s)
                self.logid = int(byte s[0].encode('hex'), 16)
                self.checksum ^= self.logid
                byte s = f.read(1)
                if not byte s:
                    break
                self.log.extend(byte s)
                self.moduleid = int(byte s[0].encode('hex'), 16)
                self.checksum ^= self.moduleid
                byte_s = f.read(2)
                self.log.extend(byte s)
                self.loglength = int(byte s[0].encode('hex'),16)+\
                        (256*(int(byte s[1].encode('hex'),16)))
                for i in range (0,2):
                    self.checksum ^= int(byte s[i].encode('hex'),16)
                byte s = f.read(4)
                self.log.extend(byte s)
                self.timestamp = int(byte s[0].encode('hex'), 16) + 
                         (256* (int (byte_s[1].encode('hex'),16)))+\
                         (65536*(int(byte s[2].encode('hex'),16)))+
                         (16777216*(int(byte s[3].encode('hex'),16)))
                for i in range (0,4):
                    self.checksum ^= int(byte s[i].encode('hex'),16)
                self.payload = f.read(self.loglength)
                self.log.extend(self.payload)
                if self.loglength > 0:
                    for i in range(0, self.loglength):
                        self.checksum ^=
int(self.payload[i].encode('hex'),16)
                byte s = f.read(1)
                self.log.extend(byte s)
                self.checksum ^= int(byte s[0].encode('hex'), 16)
                # format all the packet data and print to file
```

packetstring += "FUNC_PROJECT4\t\t"

```
class Project4 ( wx.Frame ):
    def __init__( self ):
        wx.Frame.__init__ ( self, None, id = wx.ID ANY, title = "Project
4 Logging Application", pos = wx.DefaultPosition, size = wx.Size(640,360)
), style = wx.DEFAULT FRAME STYLE | wx.TAB TRAVERSAL )
        self.SetSizeHints( wx.DefaultSize, wx.DefaultSize )
        main sizer = wx.BoxSizer( wx.VERTICAL )
        self.recieve sizer = wx.TextCtrl( self, wx.ID ANY,
wx.EmptyString, wx.DefaultPosition, wx.DefaultSize, \
                wx.TE MULTILINE|wx.TE READONLY|wx.TE DONTWRAP )
        main sizer.Add( self.recieve sizer, 1,
wx.ALIGN CENTER HORIZONTAL|wx.EXPAND|wx.LEFT|wx.RIGHT|wx.TOP, 5 )
        send sizer = wx.BoxSizer( wx.HORIZONTAL )
        self.send_txt = wx.TextCtrl( self, wx.ID ANY, wx.EmptyString,
wx.DefaultPosition, wx.DefaultSize, 0 )
        send sizer.Add( self.send txt, 1, wx.ALL|wx.EXPAND, 5 )
        self.send btn = wx.Button( self, wx.ID ANY, u"Send",
wx.DefaultPosition, wx.DefaultSize, 0 )
        send sizer.Add( self.send btn, 0,
wx.ALIGN CENTER VERTICAL|wx.BOTTOM|wx.EXPAND|wx.RIGHT|wx.TOP, 5 )
        self.send btn.Bind(wx.EVT BUTTON, self.uartsend)
        main sizer.Add( send sizer, 0, wx.EXPAND, 5 )
        self.SetSizer( main sizer )
        self.Layout()
        self.statusbar = self.CreateStatusBar( 1, wx.CAPTION, wx.ID ANY )
        self.menubar = wx.MenuBar( 0 )
        self.file menu = wx.Menu()
        self.menubar.Append( self.file menu, u"File" )
        self.open existing menu = wx.MenuItem(self.file menu, wx.ID ANY,
u"Open existing binary log", \
                "This will start appending to the new log",
wx.ITEM NORMAL )
        self.file menu.Append(self.open existing menu)
        self.Bind(wx.EVT MENU, self.openexisting, id =
self.open existing menu.GetId())
        self.start menu = wx.MenuItem(self.file menu, wx.ID ANY,
u"Connect and start KL25z", \
                "Connect tot he KL25z UART and program the RTC",
wx.ITEM NORMAL )
        self.file menu.Append(self.start menu)
        self.Bind(wx.EVT MENU, self.startKL25z, id =
self.start menu.GetId())
        self.logging menu = wx.Menu()
        self.menubar.Append( self.logging menu, u"Logging" )
        self.com menu = wx.Menu()
```

self.formatpacket()

```
self.menubar.Append( self.com menu, u"Communication" )
        self.SetMenuBar( self.menubar )
        if os.path.exists(os.path.join(os.getcwd(), 'mainicon.ico')):
            self.favicon = wx.Icon(os.path.join(os.getcwd(),
'mainicon.ico'), wx.BITMAP TYPE ICO)
            self.favicon = wx.Icon(os.path.join(getattr(sys, ' MEIPASS',
os.getcwd()), 'mainicon.ico'), wx.BITMAP TYPE ICO)
        self.SetIcon(self.favicon)
        self.tb_icon = wx.adv.TaskBarIcon()
        self.tb icon.SetIcon(self.favicon, "Project 4 Logging
Appliction")
        self.Centre( wx.BOTH )
        #timer for updating the log
        self.timer = wx.Timer(self, wx.ID ANY)
        self.Bind(wx.EVT TIMER, self.OnTimer)
        self.timer.Start(10) # 10 times a second
        self.inqueue = queue.Queue()
        self.outqueue = queue.Queue()
        self.comport = None
        #add in the ability for converting logs
        self.ConvertFile = convertFile('out.txt', 'log.txt',
self.inqueue)
    def del (self):
        self.comport.Stop()
    def startKL25z(self, event):
        device = ""
        ports = list(list_ports.comports())
        search_ports = []
        for port in ports:
            search ports.append("D:[" + str(port.device) + "]N:[" +
str(port.name) + "]I:[" + \
                str(port.interface) + "]H:[" + str(port.hwid) + "]V:[" +
str(port.vid) + "]P:[" + \
                str(port.pid) + "]S:[" + str(port.serial number) + "]L:["
+ str(port.location) + \
                "]P:[" + str(port.product) + "]M:[" +
str(port.manufacturer) + "]D:[" + \
                str(port.description) + "]")
        uartport = "OpenSDA - CDC Serial Port"
        for i in range(0, len(search ports)):
            if re.search(uartport, str(search ports[i])):
                device = ports[i].device
        self.statusbar.SetStatusText("UART port is: " + str(device))
        self.comport = com.comPort(self.inqueue, self.outqueue, device,
9600)
        cur time = calendar.timegm(time.gmtime())
        cur time0 = bytes((cur time)&0xFF)
        cur_time1 = bytes((cur_time>>8)&0xFF)
```

```
cur time2 = bytes((cur time>>16)&0xFF)
        cur time3 = bytes((cur time>>24)&0xFF)
        print cur time0
       print cur_time1
       print cur time2
        print cur time3
        self.outqueue.put(chr(int(cur time0)))
        self.outqueue.put(chr(int(cur time1)))
        self.outqueue.put(chr(int(cur time2)))
        self.outqueue.put(chr(int(cur time3)))
    def OnTimer(self, event):
        if len(self.ConvertFile.newdata) > 0:
            self.recieve sizer.AppendText(self.ConvertFile.newdata)
            self.ConvertFile.newdata = ''
    def uartsend(self, event):
        sendval = self.send txt.GetValue()
        self.recieve sizer.AppendText("SENT: " + str(sendval) + "\r\n")
        self.send txt.SetValue('')
        self.outqueue.put(sendval.decode('string escape'))
    def openexisting(self, event):
        with wx.FileDialog(self, "Open a log file", \
                style=wx.FD OPEN | wx.FD FILE MUST EXIST) as fileDialog:
            if fileDialog.ShowModal() == wx.ID CANCEL:
                return
            pathname = fileDialog.GetPath()
            try:
                self.ConvertFile.filein = pathname
                self.ConvertFile.convert()
                self.recieve sizer.AppendText(self.ConvertFile.newdata)
                self.ConvertFile.newdata = ''
            except IOError:
                self.statusbar.SetStatusText("Cannot open file " +
str(pathname))
Jump to the main application
if name == " main ":
    app = wx.App (None)
   boardui = Project4().Show()
   app.MainLoop()
 * Copyright 2008 Google Inc.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 * /
```

```
#ifndef CMOCKA H
#define CMOCKA H
#include <stdarg.h>
#include <stdlib.h>
#include <setjmp.h>
#ifdef WIN32
# ifdef MSC VER
#define __func__ _FUNCTION__
# ifndef inline
#define inline inline
# endif /* inline */
# if MSC VER < 1500
# ifdef cplusplus
extern "C" {
# endif /* cplusplus */
int __stdcall IsDebuggerPresent();
# ifdef cplusplus
} /* extern "C" */
  endif /* cplusplus */
\# endif /* MSC VER < 1500 */
# endif /* _MSC_VER */
#endif /* _WIN32 */
/**
* @defgroup cmocka The CMocka API
^{\star} These headers or their equivalents should be included prior to
including
* this header file.
* @code
* #include <stdarg.h>
* #include <stddef.h>
* #include <setjmp.h>
* @endcode
* This allows test applications to use custom definitions of C standard
 * library functions and types.
 * @ {
/* If WORDSIZE is not set, try to figure it out and default to 32 bit.
*/
#ifndef WORDSIZE
# if defined(__x86_64__) && !defined(__ILP32__)
# define WORDSIZE 64
# else
# define __WORDSIZE 32
# endif
#endif
#ifdef DOXYGEN
* Largest integral type. This type should be large enough to hold any
 * pointer or integer supported by the compiler.
```

```
*/
typedef uintmax t LargestIntegralType;
#else /* DOXGEN */
#ifndef LargestIntegralType
# if WORDSIZE == 64
# define LargestIntegralType unsigned long int
# else
# define LargestIntegralType unsigned long long int
# endif
#endif /* LargestIntegralType */
#endif /* DOXYGEN */
/* Printf format used to display LargestIntegralType as a hexidecimal. */
#ifndef LargestIntegralTypePrintfFormat
# ifdef WIN32
# define LargestIntegralTypePrintfFormat "0x%I64x"
# else
  if
      WORDSIZE == 64
   define LargestIntegralTypePrintfFormat "%#lx"
   define LargestIntegralTypePrintfFormat "%#11x"
# endif
# endif /* WIN32 */
#endif /* LargestIntegralTypePrintfFormat */
/* Printf format used to display LargestIntegralType as a decimal. */
#ifndef LargestIntegralTypePrintfFormatDecimal
# ifdef WIN32
  define LargestIntegralTypePrintfFormatDecimal "%164u"
# else
       WORDSIZE == 64
  if
  define LargestIntegralTypePrintfFormatDecimal "%lu"
   define LargestIntegralTypePrintfFormatDecimal "%llu"
# endif
# endif /* WIN32 */
#endif /* LargestIntegralTypePrintfFormat */
/* Perform an unsigned cast to LargestIntegralType. */
#define cast_to_largest integral type(value) \
    ((LargestIntegralType)(value))
/* Smallest integral type capable of holding a pointer. */
#if !defined( UINTPTR T) && !defined( UINTPTR T DEFINED)
# if defined( WIN32)
    /* WIN32 is an ILP32 platform */
    typedef unsigned int uintptr t;
# elif defined( WIN64)
    typedef unsigned long int uintptr t
# else /* WIN32 */
/* ILP32 and LP64 platforms */
  ifdef __WORDSIZE /* glibc */
if WORDSIZE == 64
      typedef unsigned long int uintptr t;
    else
      typedef unsigned int uintptr t;
   endif /* WORDSIZE == 64 */
  else /* \overline{WO}RDSIZE */
    if defined (LP64) || defined (I32LPx)
```

```
typedef unsigned long int uintptr t;
   else
     typedef unsigned int uintptr t;
   endif
# endif /* WORDSIZE */
# endif /* \overline{WIN32} */
# define UINTPTR T
# define UINTPTR T DEFINED
#endif /* !defined(_UINTPTR_T) || !defined(_UINTPTR_T_DEFINED) */
/* Perform an unsigned cast to uintptr t. */
#define cast to pointer integral type(value) \
    ((uintptr t)((size t)(value)))
/* Perform a cast of a pointer to LargestIntegralType */
#define cast_ptr_to_largest_integral_type(value) \
cast to largest integral type(cast to pointer integral type(value))
/* GCC have printf type attribute check. */
#ifdef __GNUC
#define CMOCKA PRINTF ATTRIBUTE(a,b) \
    __attribute__ ((__format__ (__printf__, a, b)))
#else
#define CMOCKA PRINTF ATTRIBUTE(a,b)
#endif /* GNUC */
#if defined( GNUC )
#define CMOCKA DEPRECATED attribute ((deprecated))
#elif defined( MSC VER)
#define CMOCKA DEPRECATED declspec(deprecated)
#define CMOCKA DEPRECATED
#endif
#define WILL RETURN ALWAYS -1
#define WILL RETURN ONCE -2
/**
* @defgroup cmocka mock Mock Objects
* @ingroup cmocka
* Mock objects mock objects are simulated objects that mimic the
behavior of
* real objects. Instead of calling the real objects, the tested object
calls a
* mock object that merely asserts that the correct methods were called,
with
* the expected parameters, in the correct order.
 * 
* <strong>will return(function, value)</strong> - The will return()
* pushes a value onto a stack of mock values. This macro is intended to
* used by the unit test itself, while programming the behaviour of the
mocked
 * object.
```

```
* <strong>mock()</strong> - the mock macro pops a value from a stack
of
* test values. The user of the mock() macro is the mocked object that
uses it
 * to learn how it should behave.
 * 
* Because the will return() and mock() are intended to be used in pairs,
 * cmocka library would fail the test if there are more values pushed
onto the
* stack using will return() than consumed with mock() and vice-versa.
 * The following unit test stub illustrates how would a unit test
instruct the
 * mock object to return a particular value:
 * @code
 * will return(chef cook, "hotdog");
 * will return(chef cook, 0);
 * @endcode
 * Now the mock object can check if the parameter it received is the
 * which is expected by the test driver. This can be done the following
way:
 * @code
 * int chef cook(const char *order, char **dish out)
       check expected (order);
 * }
 * @endcode
 * For a complete example please at a look
href="http://git.cryptomilk.org/projects/cmocka.git/tree/example/chef wra
p/waiter_test_wrap.c">here</a>.
 * @ {
 */
#ifdef DOXYGEN
/**
 * @brief Retrieve a return value of the current function.
 * @return The value which was stored to return by this function.
 * @see will return()
 * /
LargestIntegralType mock(void);
#define mock() _mock(__func__, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
 * @brief Retrieve a typed return value of the current function.
 * The value would be casted to type internally to avoid having the
```

```
* caller to do the cast manually.
 * @param[in] #type The expected type of the return value
 * @return The value which was stored to return by this function.
 * @code
 * int param;
 * param = mock_type(int);
 * @endcode
 * @see will return()
* @see mock()
* @see mock_ptr_type()
 * /
#type mock_type(#type);
#else
#define mock type(type) ((type) mock())
#endif
#ifdef DOXYGEN
* @brief Retrieve a typed return value of the current function.
* The value would be casted to type internally to avoid having the
 * caller to do the cast manually but also casted to uintptr t to make
 * sure the result has a valid size to be used as a pointer.
 * @param[in] #type The expected type of the return value
* Greturn The value which was stored to return by this function.
 * @code
 * char *param;
 * param = mock ptr type(char *);
 * @endcode
* @see will return()
* @see mock()
 * @see mock type()
 * /
type mock ptr type(#type);
#else
#define mock_ptr_type(type) ((type) (uintptr_t) mock())
#endif
#ifdef DOXYGEN
* @brief Store a value to be returned by mock() later.
 * @param[in] #function The function which should return the given
value.
* param[in] value The value to be returned by mock().
 * @code
 * int return integer(void)
```

```
return (int)mock();
 * }
 * static void test integer return(void **state)
        will return(return integer, 42);
        assert int equal(my function calling return integer(), 42);
 * }
 * @endcode
 * @see mock()
 * @see will return count()
void will return(#function, LargestIntegralType value);
#else
#define will return(function, value) \
    _will_return(#function, FILE
                                       LINE , \
                                   ,
                 cast to largest integral type (value), 1)
#endif
#ifdef DOXYGEN
 * @brief Store a value to be returned by mock() later.
 * @param[in] #function The function which should return the given
value.
 * @param[in]
              value The value to be returned by mock().
 * @param[in]
              count The parameter indicates the number of times the
value should
                     be returned by mock(). If count is set to -1, the
value
                     will always be returned but must be returned at
least once.
                     If count is set to -2, the value will always be
returned
                     by mock(), but is not required to be returned.
 * @see mock()
 * /
void will return count(#function, LargestIntegralType value, int count);
#define will_return_count(function, value, count) \
    _will_return(#function, __FILE__, __LINE__, \
                 cast to largest integral type(value), count)
#endif
#ifdef DOXYGEN
* @brief Store a value that will be always returned by mock().
 * @param[in] #function The function which should return the given
value.
 * @param[in] #value The value to be returned by mock().
 * This is equivalent to:
```

```
* @code
 * will return_count(function, value, -1);
 * @endcode
 * @see will return count()
 * @see mock()
 */
void will return always(#function, LargestIntegralType value);
#define will return always(function, value) \
    will return count (function, (value), WILL RETURN ALWAYS)
#endif
#ifdef DOXYGEN
 * @brief Store a value that may be always returned by mock().
 * This stores a value which will always be returned by mock() but is not
 * required to be returned by at least one call to mock(). Therefore,
 * in contrast to will return always() which causes a test failure if it
 * is not returned at least once, will return maybe() will never cause a
test
 * to fail if its value is not returned.
 * @param[in] #function The function which should return the given
value.
 * @param[in] #value The value to be returned by mock().
 * This is equivalent to:
 * @code
 * will return count(function, value, -2);
 * @endcode
 * @see will return count()
 * @see mock()
 * /
void will return maybe(#function, LargestIntegralType value);
#else
#define will return maybe(function, value) \
    will return count (function, (value), WILL RETURN ONCE)
#endif
/** @} */
 * @defgroup cmocka param Checking Parameters
 * @ingroup cmocka
 * Functionality to store expected values for mock function parameters.
 * In addition to storing the return values of mock functions, cmocka
provides
 * functionality to store expected values for mock function parameters
usina
 * the expect *() functions provided. A mock function parameter can then
be
 * validated using the check expected() macro.
 * Successive calls to expect *() macros for a parameter queues values to
check
```

```
* against the next value queued using expect *(), if the parameter check
fails
 * a test failure is signalled. In addition if check expected() is called
and
 * no more parameter values are queued a test failure occurs.
 * The following test stub illustrates how to do this. First is the the
function
 * we call in the test driver:
 * @code
 * static void test driver(void **state)
       expect string(chef cook, order, "hotdog");
 * }
 * @endcode
 * Now the chef cook function can check if the parameter we got passed is
the
 * parameter which is expected by the test driver. This can be done the
 * following way:
 * @code
 * int chef cook(const char *order, char **dish out)
       check expected(order);
 * }
 * @endcode
 * For a complete example please at a look at
href="http://git.cryptomilk.org/projects/cmocka.git/tree/example/chef wra
p/waiter test wrap.c">here</a>
 * @ {
 */
 * Add a custom parameter checking function. If the event parameter is
 * the event structure is allocated internally by this function. If
* parameter is provided it must be allocated on the heap and doesn't
 * be deallocated by the caller.
 */
#ifdef DOXYGEN
 * @brief Add a custom parameter checking function.
 * If the event parameter is NULL the event structure is allocated
internally
 * by this function. If the parameter is provided it must be allocated on
the
 * heap and doesn't need to be deallocated by the caller.
 * @param[in] #function The function to add a custom parameter checking
                          function for.
```

* the specified parameter. check expected() checks a function parameter

```
* @param[in] #parameter The parameters passed to the function.
 * @param[in]
              #check function The check function to call.
 * @param[in] check data
                                The data to pass to the check function.
void expect check(#function, #parameter, #check function, const void
*check data);
#else
\#define expect check(function, parameter, check function, check data) \setminus
     expect_check(#function, #parameter, __FILE__, __LINE__,
check function, \
                  cast to largest integral type(check data), NULL, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if the parameter value is part of the
provided
          array.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] value array[] The array to check for the value.
 * @see check expected().
 * /
void expect in set(#function, #parameter, LargestIntegralType
value array[]);
#else
#define expect_in_set(function, parameter, value_array) \
    expect in set count(function, parameter, value array, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if the parameter value is part of the
provided
          array.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] value array[] The array to check for the value.
 * @param[in] count The count parameter returns the number of times the
value
 *
                      should be returned by check expected(). If count is
set
```

```
*
                      to -1 the value will always be returned.
 * @see check expected().
void expect in set count(#function, #parameter, LargestIntegralType
value array[], size t count);
#else
#define expect in set count(function, parameter, value array, count) \
    expect in set(#function, #parameter, FILE , LINE ,
value array, \
                   sizeof(value array) / sizeof((value array)[0]), count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if the parameter value is not part of the
         provided array.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
               #parameter The name of the parameter passed to the
function.
 * @param[in] value array[] The array to check for the value.
 * @see check expected().
void expect not in set(#function, #parameter, LargestIntegralType
value array[]);
#else
#define expect not in set(function, parameter, value array) \
    expect not in set count(function, parameter, value array, 1)
#endif
#ifdef DOXYGEN
/**
 * @brief Add an event to check if the parameter value is not part of the
         provided array.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] value array[] The array to check for the value.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 *
 * @see check expected().
```

```
void expect not in set count(#function, #parameter, LargestIntegralType
value array[], size t count);
#else
#define expect not in set count(function, parameter, value array, count)
    expect not in set( \
        #function, #parameter, FILE , LINE , value array, \
        sizeof(value array) / sizeof((value array)[0]), count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check a parameter is inside a numerical range.
 * The check would succeed if minimum <= value <= maximum.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in]
              minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
 * @see check expected().
void expect in range (#function, #parameter, LargestIntegralType minimum,
LargestIntegralType maximum);
#else
#define expect in range(function, parameter, minimum, maximum) \
    expect in range count (function, parameter, minimum, maximum, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check a parameter is inside a
 * numerical range. The check would succeed if minimum <= value <=
maximum.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
 *
```

```
* @param[in] count The count parameter returns the number of times the
value
*
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
* @see check expected().
void expect in range count(#function, #parameter, LargestIntegralType
minimum, LargestIntegralType maximum, size t count);
#define expect in range count (function, parameter, minimum, maximum,
count) \
    expect in range(#function, #parameter, FILE , LINE , minimum,
                     maximum, count)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check a parameter is outside a numerical range.
* The check would succeed if minimum > value > maximum.
* The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] minimum The lower boundary of the interval to check
against.
 * @param[in] maximum The upper boundary of the interval to check
against.
 * @see check expected().
void expect not in range(#function, #parameter, LargestIntegralType
minimum, LargestIntegralType maximum);
#else
#define expect not in range(function, parameter, minimum, maximum) \
    expect not in range count (function, parameter, minimum, maximum, 1)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to repeatedly check a parameter is outside a
 * numerical range. The check would succeed if minimum > value > maximum.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
```

```
* @param[in] minimum The lower boundary of the interval to check
against.
*
 * @param[in] maximum The upper boundary of the interval to check
against.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
* /
void expect not in range count (#function, #parameter, LargestIntegralType
minimum, LargestIntegralType maximum, size t count);
#define expect not in range count(function, parameter, minimum, maximum,
                                  count) \
    expect not in range(#function, #parameter, FILE , LINE , \
                         minimum, maximum, count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if a parameter is the given value.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] value The value to check.
 * @see check expected().
 */
void expect value(#function, #parameter, LargestIntegralType value);
#define expect value(function, parameter, value) \
    expect value count(function, parameter, value, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if a parameter is the given
value.
 * The event is triggered by calling check expected() in the mocked
function.
              #function The function to add the check for.
 * @param[in]
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] value The value to check.
```

```
* @param[in] count
                      The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
 *
                      to -1 the value will always be returned.
 * @see check expected().
void expect value count (#function, #parameter, LargestIntegralType value,
size t count);
#else
#define expect value count(function, parameter, value, count) \
    expect value(#function, #parameter, FILE , LINE , \
                  cast to largest integral type(value), count)
#endif
#ifdef DOXYGEN
* @brief Add an event to check if a parameter isn't the given value.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] value The value to check.
 * @see check expected().
 * /
void expect not value(#function, #parameter, LargestIntegralType value);
#else
#define expect not value(function, parameter, value) \
    expect not value count (function, parameter, value, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if a parameter isn't the given
value.
 * The event is triggered by calling check_expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in]
               #parameter The name of the parameter passed to the
function.
 * @param[in]
              value The value to check.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
```

```
* @see check_expected().
void expect not value count (#function, #parameter, LargestIntegralType
value, size t count);
#else
#define expect not value count(function, parameter, value, count) \setminus
    expect not value(#function, #parameter, FILE , LINE , \
                      cast to largest integral type(value), count)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check if the parameter value is equal to the
         provided string.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
* @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] string
                      The string value to compare.
 * @see check expected().
 */
void expect string(#function, #parameter, const char *string);
#else
#define expect string(function, parameter, string) \
    expect string count (function, parameter, string, 1)
#endif
#ifdef DOXYGEN
* @brief Add an event to check if the parameter value is equal to the
         provided string.
* The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in]
              string The string value to compare.
* @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
*
                      to -1 the value will always be returned.
* @see check expected().
void expect string count (#function, #parameter, const char *string,
size t count);
#else
#define expect string count(function, parameter, string, count) \
```

```
expect_string(#function, #parameter, __FILE__, __LINE__, \
                   (const char*)(string), count)
#endif
#ifdef DOXYGEN
 * @brief Add an event to check if the parameter value isn't equal to the
         provided string.
 * The event is triggered by calling check_expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
* @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] string The string value to compare.
 * @see check expected().
void expect not string(#function, #parameter, const char *string);
#else
#define expect not string(function, parameter, string) \
    expect not string count (function, parameter, string, 1)
#endif
#ifdef DOXYGEN
/**
 * @brief Add an event to check if the parameter value isn't equal to the
         provided string.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] string The string value to compare.
 * @param[in] count The count parameter returns the number of times the
value
*
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
void expect not string count(#function, #parameter, const char *string,
size t count);
#else
#define expect_not_string_count(function, parameter, string, count) \
    expect not string(#function, #parameter, FILE , LINE , \
                       (const char*) (string), count)
#endif
#ifdef DOXYGEN
/**
```

```
* @brief Add an event to check if the parameter does match an area of
memory.
 *
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] memory The memory to compare.
 * @param[in] size The size of the memory to compare.
 * @see check expected().
 */
void expect memory(#function, #parameter, void *memory, size t size);
#else
#define expect memory(function, parameter, memory, size) \
    expect memory count (function, parameter, memory, size, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if the parameter does match an
area
          of memory.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in]
              memory The memory to compare.
 * @param[in]
              size The size of the memory to compare.
 * @param[in] count The count parameter returns the number of times the
value
 *
                      should be returned by check expected(). If count is
set
 *
                      to -1 the value will always be returned.
 * @see check expected().
void expect memory count (#function, #parameter, void *memory, size t
size, size t count);
#else
#define expect memory count(function, parameter, memory, size, count) \
    _expect_memory(#function, #parameter, __FILE__, __LINE__, \
                   (const void*) (memory), size, count)
#endif
#ifdef DOXYGEN
/**
* @brief Add an event to check if the parameter doesn't match an area of
```

```
*
          memory.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in] memory The memory to compare.
 * @param[in] size The size of the memory to compare.
 * @see check_expected().
 * /
void expect_not_memory(#function, #parameter, void *memory, size_t size);
#else
#define expect not memory(function, parameter, memory, size) \
    expect not memory count (function, parameter, memory, size, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if the parameter doesn't match
an
          area of memory.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in]
              #parameter The name of the parameter passed to the
function.
 * @param[in]
              memory The memory to compare.
 * @param[in]
              size The size of the memory to compare.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
* /
void expect not memory count (#function, #parameter, void *memory, size t
size, size t count);
#else
#define expect not memory count(function, parameter, memory, size, count)
    _expect_not_memory(#function, #parameter, __FILE__,
                                                         LINE _, \
                       (const void*) (memory), size, count)
#endif
#ifdef DOXYGEN
/**
```

```
* @brief Add an event to check if a parameter (of any value) has been
passed.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in] #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @see check expected().
void expect any(#function, #parameter);
\#define expect any(function, parameter) \setminus
    expect_any_count(function, parameter, 1)
#endif
#ifdef DOXYGEN
 * @brief Add an event to repeatedly check if a parameter (of any value)
has
          been passed.
 * The event is triggered by calling check expected() in the mocked
function.
 * @param[in]
              #function The function to add the check for.
 * @param[in] #parameter The name of the parameter passed to the
function.
 * @param[in] count The count parameter returns the number of times the
value
                      should be returned by check expected(). If count is
set
                      to -1 the value will always be returned.
 * @see check expected().
 */
void expect any count(#function, #parameter, size t count);
#define expect any count(function, parameter, count) \
     expect_any(#function, #parameter, __FILE__, __LINE__, count)
#endif
#ifdef DOXYGEN
 * @brief Determine whether a function parameter is correct.
 * This ensures the next value queued by one of the expect *() macros
matches
 * the specified variable.
 * This function needs to be called in the mock object.
 * @param[in] #parameter The parameter to check.
 */
void check expected(#parameter);
```

```
#else
\#define check expected(parameter) \setminus
    _check_expected(__func__, #parameter, __FILE__, __LINE , \
                    cast to largest integral type(parameter))
#endif
#ifdef DOXYGEN
* @brief Determine whether a function parameter is correct.
 ^{\star} This ensures the next value queued by one of the expect ^{\star}() macros
matches
 * the specified variable.
* This function needs to be called in the mock object.
 * @param[in] #parameter The pointer to check.
 */
void check expected ptr(#parameter);
#else
#define check expected ptr(parameter) \
    check expected( func , #parameter, FILE , LINE , \
                    cast ptr to largest integral type(parameter))
#endif
/** @} */
/**
 * @defgroup cmocka asserts Assert Macros
 * @ingroup cmocka
^{\star} This is a set of useful assert macros like the standard C libary's
 * assert(3) macro.
* On an assertion failure a cmocka assert macro will write the failure
* standard error stream and signal a test failure. Due to limitations of
the C
* language the general C standard library assert() and cmocka's
assert true()
* and assert false() macros can only display the expression that caused
the
* assert failure. cmocka's type specific assert macros,
assert {type} equal()
* and assert {type} not equal(), display the data that caused the
assertion
* failure which increases data visibility aiding debugging of failing
test
* cases.
 * @ {
 */
#ifdef DOXYGEN
* @brief Assert that the given expression is true.
* The function prints an error message to standard error and terminates
the
* test by calling fail() if expression is false (i.e., compares equal to
```

```
* zero).
 * @param[in] expression The expression to evaluate.
 * @see assert int equal()
* @see assert string equal()
void assert true(scalar expression);
#define assert true(c) assert true(cast to largest integral type(c), #c,
                                    ___FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
 * @brief Assert that the given expression is false.
 ^{\star} The function prints an error message to standard error and terminates
the
 * test by calling fail() if expression is true.
* @param[in] expression The expression to evaluate.
 * @see assert_int_equal()
 * @see assert string equal()
 * /
void assert false(scalar expression);
#else
#define assert false(c) assert true(!(cast to largest integral type(c)),
#c, \
                                     ___FILE___, __LINE___)
#endif
#ifdef DOXYGEN
* @brief Assert that the return code is greater than or equal to 0.
* The function prints an error message to standard error and terminates
* test by calling fail() if the return code is smaller than 0. If the
function
* you check sets an errno if it fails you can pass it to the function
and
* it will be printed as part of the error message.
 * @param[in] rc
                      The return code to evaluate.
 * @param[in] error Pass errno here or 0.
 * /
void assert return code(int rc, int error);
#else
#define assert return code(rc, error) \
    assert return code(cast to largest integral type(rc), \
                        sizeof(rc), \
                        cast to largest integral type(error), \
                        #rc, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
```

```
/**
* @brief Assert that the given pointer is non-NULL.
* The function prints an error message to standard error and terminates
the
* test by calling fail() if the pointer is non-NULL.
 * @param[in] pointer The pointer to evaluate.
 * @see assert_null()
 * /
void assert non null(void *pointer);
#else
#define assert non null(c)
assert true(cast ptr to largest integral type(c), #c, \
                                        __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
* @brief Assert that the given pointer is NULL.
^{\star} The function prints an error message to standard error and terminates
 * test by calling fail() if the pointer is non-NULL.
 * @param[in] pointer The pointer to evaluate.
 * @see assert non null()
 */
void assert_null(void *pointer);
#else
#define assert null(c)
assert true(!(cast ptr to largest integral type(c)), #c, \
 _FILE__, __LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the two given pointers are equal.
* The function prints an error message and terminates the test by
calling
* fail() if the pointers are not equal.
 * @param[in] a
                   The first pointer to compare.
 * @param[in] b
                       The pointer to compare against the first one.
void assert ptr equal(void *a, void *b);
#else
#define assert ptr equal(a, b) \
    assert int equal(cast ptr to largest integral type(a), \
                      cast_ptr_to_largest_integral_type(b), \
                      ___FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
* @brief Assert that the two given pointers are not equal.
```

```
^{\star} The function prints an error message and terminates the test by
calling
 * fail() if the pointers are equal.
 * @param[in] a
                       The first pointer to compare.
 * @param[in] b
                       The pointer to compare against the first one.
void assert_ptr_not equal(void *a, void *b);
#else
#define assert_ptr_not_equal(a, b) \
    assert int not equal(cast ptr to largest integral type(a), \
                          cast ptr to largest integral type(b), \
                          ___FILE___, ___LINE___)
#endif
#ifdef DOXYGEN
* @brief Assert that the two given integers are equal.
* The function prints an error message to standard error and terminates
the
* test by calling fail() if the integers are not equal.
 * @param[in] a The first integer to compare.
 * @param[in] b The integer to compare against the first one.
void assert int equal(int a, int b);
#else
#define assert int equal(a, b) \
    _assert_int_equal(cast to largest integral type(a), \
                      cast to largest integral type(b), \
                      ___FILE__, __LINE )
#endif
#ifdef DOXYGEN
 * @brief Assert that the two given integers are not equal.
 * The function prints an error message to standard error and terminates
the
 * test by calling fail() if the integers are equal.
 * @param[in] a The first integer to compare.
 * @param[in] b The integer to compare against the first one.
 * @see assert int equal()
 * /
void assert int not equal(int a, int b);
#else
#define assert int not equal(a, b) \
    _assert_int_not_equal(cast_to_largest_integral_type(a), \
                          cast to largest integral type(b), \
                          FILE , LINE )
#endif
#ifdef DOXYGEN
```

```
/**
* @brief Assert that the two given strings are equal.
 * The function prints an error message to standard error and terminates
the
* test by calling fail() if the strings are not equal.
 * @param[in] a The string to check.
 * @param[in] b The other string to compare.
void assert string equal(const char *a, const char *b);
#else
#define assert string equal(a, b) \
    _assert_string_equal((const char*)(a), (const char*)(b), FILE , \
                         __LINE_ )
#endif
#ifdef DOXYGEN
/**
* @brief Assert that the two given strings are not equal.
* The function prints an error message to standard error and terminates
 * test by calling fail() if the strings are equal.
 * @param[in] a The string to check.
 * @param[in] b The other string to compare.
void assert_string_not equal(const char *a, const char *b);
#define assert string not equal(a, b) \
    assert string not equal((const char*)(a), (const char*)(b),
 FILE , \
                             LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the two given areas of memory are equal, otherwise
fail.
 ^{\star} The function prints an error message to standard error and terminates
 * test by calling fail() if the memory is not equal.
 * @param[in] a The first memory area to compare
                  (interpreted as unsigned char).
 * @param[in] b The second memory area to compare
                  (interpreted as unsigned char).
 * @param[in] size The first n bytes of the memory areas to compare.
void assert memory equal(const void *a, const void *b, size t size);
#else
#define assert_memory_equal(a, b, size) \
    assert memory equal((const void*)(a), (const void*)(b), size,
FILE , \
```

```
LINE )
#endif
#ifdef DOXYGEN
 * @brief Assert that the two given areas of memory are not equal.
 * The function prints an error message to standard error and terminates
 * test by calling fail() if the memory is equal.
 * @param[in] a The first memory area to compare
                  (interpreted as unsigned char).
 * @param[in] b The second memory area to compare
                  (interpreted as unsigned char).
 * @param[in] size The first n bytes of the memory areas to compare.
void assert memory not equal(const void *a, const void *b, size t size);
#else
#define assert memory not equal(a, b, size) \
    assert memory not equal((const void*)(a), (const void*)(b), size, \
                             ___FILE__, __LINE_ )
#endif
#ifdef DOXYGEN
 * @brief Assert that the specified value is not smaller than the minimum
 * and and not greater than the maximum.
 * The function prints an error message to standard error and terminates
the
 * test by calling fail() if value is not in range.
 * @param[in] value The value to check.
 * @param[in] minimum The minimum value allowed.
 * @param[in] maximum The maximum value allowed.
void assert in range(LargestIntegralType value, LargestIntegralType
minimum, LargestIntegralType maximum);
#else
#define assert_in_range(value, minimum, maximum) \
    _assert_in_range( \
        cast_to_largest_integral_type(value), \
        cast to largest integral type (minimum), \
        cast_to_largest_integral_type(maximum), __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
* @brief Assert that the specified value is smaller than the minimum or
 * greater than the maximum.
* The function prints an error message to standard error and terminates
 * test by calling fail() if value is in range.
```

```
* @param[in] value The value to check.
 * @param[in] minimum The minimum value to compare.
* @param[in] maximum The maximum value to compare.
void assert not in range(LargestIntegralType value, LargestIntegralType
minimum, LargestIntegralType maximum);
#define assert not in range(value, minimum, maximum) \
    _assert_not_in_range( \
       cast_to_largest_integral_type(value), \
       cast_to_largest_integral_type(minimum), \
       cast to largest integral type (maximum), FILE , LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the specified value is within a set.
* The function prints an error message to standard error and terminates
the
* test by calling fail() if value is not within a set.
* @param[in] value The value to look up
 * @param[in] values[] The array to check for the value.
 * @param[in] count The size of the values array.
void assert in set(LargestIntegralType value, LargestIntegralType
values[], size t count);
#else
#define assert in set(value, values, number of values) \
    assert in set(value, values, number of values, FILE , LINE )
#endif
#ifdef DOXYGEN
* @brief Assert that the specified value is not within a set.
* The function prints an error message to standard error and terminates
the
 * test by calling fail() if value is within a set.
 * @param[in] value The value to look up
* @param[in] values[] The array to check for the value.
 * @param[in] count The size of the values array.
void assert not in set(LargestIntegralType value, LargestIntegralType
values[], size t count);
#else
#define assert not in set(value, values, number of values) \setminus
    assert not in set(value, values, number of values, FILE ,
 LINE
#endif
/** @} */
```

```
/**
* @defgroup cmocka call order Call Ordering
 * @ingroup cmocka
 * It is often beneficial to make sure that functions are called in an
 * order. This is independent of mock returns and parameter checking as
 * of the aforementioned do not check the order in which they are called
from
* different functions.
 * 
 * <strong>expect function call(function)</strong> - The
 * expect function call() macro pushes an expectation onto the stack of
 * expected calls.
 * <li><strong>function called()</strong> - pops a value from the stack
of
* expected calls. function called() is invoked within the mock object
 * that uses it.
 * 
* expect function call() and function called() are intended to be used
* pairs. Cmocka will fail a test if there are more or less expected
calls
* created (e.g. expect function call()) than consumed with
function called().
 * There are provisions such as ignore function calls() which allow this
* restriction to be circumvented in tests where mock calls for the code
under
* test are not the focus of the test.
 * The following example illustrates how a unit test instructs cmocka
 * to expect a function called() from a particular mock,
 * <strong>chef sing()</strong>:
 * @code
 * void chef sing(void);
 * void code under test()
    chef sing();
 * }
 * void some_test(void **state)
       expect function call (chef sing);
 *
       code under test();
 * }
 * @endcode
 * The implementation of the mock then must check whether it was meant to
 * be called by invoking <strong>function called()</strong>:
 * @code
 * void chef sing()
       function called();
```

```
* }
 * @endcode
 * @ {
* /
#ifdef DOXYGEN
* @brief Check that current mocked function is being called in the
expected
         order
 * @see expect function call()
void function called(void);
#define function_called() _function_called(__func__, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
* @brief Store expected call(s) to a mock to be checked by
function called()
         later.
 * @param[in] #function The function which should should be called
* @param[in] times number of times this mock must be called
 * @see function called()
*/
void expect function calls(#function, const int times);
#define expect function calls(function, times) \
    expect function call(#function, FILE , LINE , times)
#endif
#ifdef DOXYGEN
^{\star} @brief Store expected single call to a mock to be checked by
          function called() later.
 * @param[in] #function The function which should should be called
 * @see function called()
 */
void expect function call(#function);
#else
#define expect function call(function) \
    _expect_function_call(#function, __FILE__, __LINE__, 1)
#endif
#ifdef DOXYGEN
/**
* @brief Expects function called() from given mock at least once
* @param[in] #function The function which should should be called
 * @see function called()
```

```
void expect function call any(#function);
#else
#define expect function call any(function) \
    _expect_function_call(#function, __FILE__, __LINE__, -1)
#endif
#ifdef DOXYGEN
 * @brief Ignores function_called() invocations from given mock function.
 * @param[in] #function The function which should should be called
 * @see function called()
 * /
void ignore function calls(#function);
#define ignore function calls(function) \
    expect function call(#function, FILE , LINE , -2)
#endif
/** @} */
/**
 * @defgroup cmocka exec Running Tests
 * @ingroup cmocka
 ^{\star} This is the way tests are executed with CMocka.
 * The following example illustrates this macro's use with the unit test
macro.
*
 * @code
 * void Test0(void **state);
 * void Test1(void **state);
 * int main(void)
       const struct CMUnitTest tests[] = {
          cmocka_unit_test(Test0),
           cmocka unit test(Test1),
       return cmocka run group tests(tests, NULL, NULL);
 * }
 * @endcode
 * @ {
 */
#ifdef DOXYGEN
^{\star} @brief Forces the test to fail immediately and quit.
*/
void fail(void);
#define fail() fail( FILE , LINE )
#endif
#ifdef DOXYGEN
/**
```

```
* @brief Forces the test to not be executed, but marked as skipped
 * /
void skip(void);
#else
#define skip() skip( FILE , LINE )
#endif
#ifdef DOXYGEN
* @brief Forces the test to fail immediately and quit, printing the
reason.
 * @code
 * fail msg("This is some error message for test");
 * @endcode
* or
 * @code
 * char *error msg = "This is some error message for test";
 * fail msg("%s", error msg);
 * @endcode
 */
void fail msg(const char *msg, ...);
#else
#define fail msg(msg, ...) do { \
    print error("ERROR: " msg "\n", ## VA ARGS ); \
    fail(); \
} while (0)
#endif
#ifdef DOXYGEN
/**
 * @brief Generic method to run a single test.
* @deprecated This function was deprecated in favor of
cmocka_run_group_tests
 * @param[in] #function The function to test.
 * @return 0 on success, 1 if an error occured.
 * @code
 ^{\star} // A test case that does nothing and succeeds.
 * void null_test_success(void **state) {
 * }
 * int main(void) {
        return run test(null test success);
 * }
 * @endcode
 */
int run test(#function);
#else
#define run test(f) run test(#f, f, NULL, UNIT TEST FUNCTION TYPE TEST,
NULL)
#endif
static inline void unit test dummy(void **state) {
    (void) state;
```

```
}
/** Initializes a UnitTest structure.
 * @deprecated This function was deprecated in favor of cmocka unit test
#define unit test(f) { #f, f, UNIT TEST FUNCTION TYPE TEST }
#define unit test setup(test, setup) \
    { #test " " #setup, setup, UNIT TEST_FUNCTION_TYPE_SETUP }
/** Initializes a UnitTest structure with a setup function.
* @deprecated This function was deprecated in favor of
cmocka unit test setup
* /
#define unit_test_setup(test, setup) \
    unit test setup(test, setup), \
   unit test(test), \
    unit test teardown(test, unit test dummy)
#define _unit_test_teardown(test, teardown) \
    { #test "_" #teardown, teardown, UNIT_TEST_FUNCTION_TYPE_TEARDOWN }
/** Initializes a UnitTest structure with a teardown function.
 * @deprecated This function was deprecated in favor of
cmocka unit test teardown
*/
#define unit test teardown(test, teardown) \
    unit test setup(test, unit test dummy), \
    unit test(test), \
    unit test teardown(test, teardown)
/** Initializes a UnitTest structure for a group setup function.
 * @deprecated This function was deprecated in favor of
cmocka_run_group_tests
#define group test setup(setup) \
    { "group " #setup, setup, UNIT TEST FUNCTION TYPE GROUP SETUP }
/** Initializes a UnitTest structure for a group teardown function.
 * @deprecated This function was deprecated in favor of
cmocka_run_group_tests
#define group test teardown(teardown) \
   { "group " #teardown, teardown,
UNIT TEST FUNCTION TYPE GROUP TEARDOWN }
* Initialize an array of UnitTest structures with a setup function for a
test
 * and a teardown function. Either setup or teardown can be NULL.
* @deprecated This function was deprecated in favor of
 * cmocka unit test setup teardown
 */
#define unit test setup teardown(test, setup, teardown) \
```

```
unit test setup(test, setup), \
    unit test(test), \
    _unit_test_teardown(test, teardown)
/** Initializes a CMUnitTest structure. */
#define cmocka unit test(f) { #f, f, NULL, NULL, NULL }
/** Initializes a CMUnitTest structure with a setup function. */
#define cmocka unit test setup(f, setup) { #f, f, setup, NULL, NULL }
/** Initializes a CMUnitTest structure with a teardown function. */
#define cmocka unit test teardown(f, teardown) { #f, f, NULL, teardown,
NULL }
/**
 * Initialize an array of CMUnitTest structures with a setup function for
a test
* and a teardown function. Either setup or teardown can be NULL.
#define cmocka unit test setup teardown(f, setup, teardown) { #f, f,
setup, teardown, NULL }
/**
* Initialize a CMUnitTest structure with given initial state. It will be
* to test function as an argument later. It can be used when test state
 * not need special initialization or was initialized already.
 * @note If the group setup function initialized the state already, it
won't be
 * overridden by the initial state defined here.
 */
#define cmocka unit test prestate(f, state) { #f, f, NULL, NULL, state }
 * Initialize a CMUnitTest structure with given initial state, setup and
 * teardown function. Any of these values can be NULL. Initial state is
 * later to setup function, or directly to test if none was given.
 * @note If the group setup function initialized the state already, it
 * overridden by the initial state defined here.
 * /
#define cmocka_unit_test_prestate_setup_teardown(f, setup, teardown,
state) { #f, f, setup, teardown, state }
#define run tests(tests) run tests(tests, sizeof(tests) /
sizeof(tests)[0])
#define run group tests(tests) run group tests(tests, sizeof(tests) /
sizeof(tests)[0])
#ifdef DOXYGEN
/**
 * @brief Run tests specified by an array of CMUnitTest structures.
 * @param[in] group tests[] The array of unit tests to execute.
 * @param[in] group setup The setup function which should be called
before
```

```
*
                              all unit tests are executed.
 * @param[in] group teardown The teardown function to be called after
all
                              tests have finished.
 * @return 0 on success, or the number of failed tests.
 * @code
 * static int setup(void **state) {
       int *answer = malloc(sizeof(int));
        if (*answer == NULL) {
           return -1;
       *answer = 42;
       *state = answer;
       return 0;
 * }
 * static int teardown(void **state) {
       free(*state);
       return 0;
 * }
 * static void null test success(void **state) {
       (void) state;
 * }
 * static void int test success(void **state) {
       int *answer = *state;
        assert int equal(*answer, 42);
 * }
 * int main(void) {
      const struct CMUnitTest tests[] = {
          cmocka_unit_test(null_test_success),
          cmocka unit test setup teardown(int test success, setup,
teardown),
      };
       return cmocka run group tests(tests, NULL, NULL);
 * }
 * @endcode
* @see cmocka unit_test
* @see cmocka unit test setup
* @see cmocka unit test teardown
 * @see cmocka unit test setup teardown
 */
int cmocka run group tests(const struct CMUnitTest group tests[],
                           CMFixtureFunction group_setup,
                           CMFixtureFunction group teardown);
#else
# define cmocka run group tests(group tests, group setup, group teardown)
```

```
_cmocka_run_group_tests(#group_tests, group_tests,
sizeof(group tests) / sizeof(group tests)[0], group setup,
group_teardown)
#endif
#ifdef DOXYGEN
* @brief Run tests specified by an array of CMUnitTest structures and
specify
          a name.
 * @param[in] group name
                              The name of the group test.
 * @param[in] group tests[] The array of unit tests to execute.
 * @param[in] group setup
                              The setup function which should be called
before
                              all unit tests are executed.
 * @param[in] group teardown The teardown function to be called after
all
                              tests have finished.
 * @return 0 on success, or the number of failed tests.
 * @code
 * static int setup(void **state) {
        int *answer = malloc(sizeof(int));
        if (*answer == NULL) {
            return -1;
        }
        *answer = 42;
        *state = answer;
        return 0;
  }
  static int teardown(void **state) {
       free(*state);
        return 0;
  }
  static void null_test success(void **state) {
       (void) state;
 * }
 * static void int test success(void **state) {
        int *answer = *state;
        assert int equal(*answer, 42);
  }
 * int main(void) {
       const struct CMUnitTest tests[] = {
           cmocka unit test(null test success),
           cmocka unit test setup teardown (int test success, setup,
teardown),
      } ;
```

```
return cmocka run group tests name ("success test", tests, NULL,
NULL);
* }
 * @endcode
 * @see cmocka unit test
 * @see cmocka unit test setup
 * @see cmocka unit test teardown
 * @see cmocka unit test setup teardown
 * /
int cmocka run group tests name (const char *group name,
                                const struct CMUnitTest group tests[],
                                CMFixtureFunction group setup,
                                CMFixtureFunction group teardown);
#else
# define cmocka run group tests name(group_name, group_tests,
group_setup, group_teardown) \
        cmocka run group tests (group name, group tests,
sizeof(group tests) / sizeof(group tests)[0], group setup,
group teardown)
#endif
/** @} */
 * @defgroup cmocka alloc Dynamic Memory Allocation
 * @ingroup cmocka
 * Memory leaks, buffer overflows and underflows can be checked using
cmocka.
 * To test for memory leaks, buffer overflows and underflows a module
 * tested by cmocka should replace calls to malloc(), calloc() and free()
to
* test malloc(), test calloc() and test free() respectively. Each time a
block
 * is deallocated using test free() it is checked for corruption, if a
corrupt
* block is found a test failure is signalled. All blocks allocated using
 * test *() allocation functions are tracked by the cmocka library. When
a test
* completes if any allocated blocks (memory leaks) remain they are
reported
 * and a test failure is signalled.
* For simplicity cmocka currently executes all tests in one process.
 * all test cases in a test application share a single address space
which
* means memory corruption from a single test case could potentially
cause the
 * test application to exit prematurely.
 * @ {
*/
#ifdef DOXYGEN
/**
```

```
* @brief Test function overriding malloc.
 * @param[in] size The bytes which should be allocated.
 * Greturn A pointer to the allocated memory or NULL on error.
* @code
 * #ifdef UNIT TESTING
 * extern void* _test_malloc(const size_t size, const char* file, const
int line);
 * #define malloc(size) _test_malloc(size, __FILE__, __LINE__)
 * #endif
 * void leak memory() {
       int * const temporary = (int*)malloc(sizeof(int));
       *temporary = 0;
 * }
 * @endcode
 * @see malloc(3)
*/
void *test malloc(size t size);
#define test_malloc(size) _test_malloc(size, __FILE__, __LINE__)
#endif
#ifdef DOXYGEN
/**
* @brief Test function overriding calloc.
* The memory is set to zero.
* @param[in] nmemb The number of elements for an array to be
allocated.
* @param[in] size
                      The size in bytes of each array element to
allocate.
\star @return A pointer to the allocated memory, NULL on error.
* @see calloc(3)
 * /
void *test calloc(size t nmemb, size t size);
#define test_calloc(num, size) _test_calloc(num, size, __FILE__,
 LINE )
#endif
#ifdef DOXYGEN
* @brief Test function overriding realloc which detects buffer overruns
          and memoery leaks.
* @param[in] ptr The memory block which should be changed.
 * @param[in] size The bytes which should be allocated.
 * @return
                    The newly allocated memory block, NULL on error.
 * /
```

```
void *test realloc(void *ptr, size t size);
#else
#define test_realloc(ptr, size) _test_realloc(ptr, size, __FILE__,
 LINE
#endif
#ifdef DOXYGEN
 * @brief Test function overriding free(3).
 * @param[in] ptr The pointer to the memory space to free.
 * @see free(3).
 */
void test free(void *ptr);
#define test_free(ptr) _test_free(ptr, __FILE__, __LINE__)
#endif
/* Redirect malloc, calloc and free to the unit test allocators. */
#ifdef UNIT TESTING
#define malloc test malloc
#define realloc test realloc
#define calloc test calloc
#define free test free
#endif /* UNIT TESTING */
/** @} */
/**
 * @defgroup cmocka mock assert Standard Assertions
 * @ingroup cmocka
 * How to handle assert(3) of the standard C library.
 * Runtime assert macros like the standard C library's assert() should be
 * redefined in modules being tested to use cmocka's mock_assert()
function.
 * Normally mock assert() signals a test failure. If a function is called
 * the expect assert failure() macro, any calls to mock assert() within
 * function will result in the execution of the test. If no calls to
 * mock assert() occur during the function called via
expect_assert_failure() a
 * test failure is signalled.
 * @ {
 */
/**
* @brief Function to replace assert(3) in tested code.
 * In conjuction with check assert() it's possible to determine whether
an
* assert condition has failed without stopping a test.
 * @param[in] result The expression to assert.
```

```
* @param[in] expression The expression as string.
 * @param[in]
              file The file mock assert() is called.
 * @param[in] line The line mock assert() is called.
* @code
 * #ifdef UNIT TESTING
 * extern void mock assert(const int result, const char* const
expression,
                           const char * const file, const int line);
 * #undef assert
 * #define assert(expression) \
      mock_assert((int)(expression), #expression, __FILE__, __LINE__);
 * #endif
 * void increment value(int * const value) {
      assert (value);
       (*value) ++;
 * }
 * @endcode
 * @see assert(3)
 * @see expect_assert_failure
void mock assert(const int result, const char* const expression,
                 const char * const file, const int line);
#ifdef DOXYGEN
/**
 * @brief Ensure that mock assert() is called.
 * If mock assert() is called the assert expression string is returned.
 * @param[in] fn call The function will will call mock assert().
 * @code
 * #define assert mock assert
 * void showmessage(const char *message) {
    assert (message);
 * }
 * int main(int argc, const char* argv[]) {
    expect_assert_failure(show_message(NULL));
    printf("succeeded\n");
    return 0;
 * }
 * @endcode
 */
void expect assert failure(function fn call);
#else
#define expect assert failure(function call) \
  { \
    const int result = setjmp(global expect assert env); \
    global expecting assert = 1; \
    if (result) { \
     print message("Expected assertion %s occurred\n", \
```

```
global last failed assert); \
      global expecting assert = 0; \
    } else { \
      function call ; \
      global expecting assert = 0; \
      print_error("Expected assert in %s\n", #function call); \
       _{
m fail}(\_{
m FILE}\_, \_{
m LINE}\_); \setminus
  }
#endif
/** @} */
/* Function prototype for setup, test and teardown functions. */
typedef void (*UnitTestFunction) (void **state);
/* Function that determines whether a function parameter value is
correct. */
typedef int (*CheckParameterValue)(const LargestIntegralType value,
                                    const LargestIntegralType
check value data);
/* Type of the unit test function. */
typedef enum UnitTestFunctionType {
    UNIT TEST FUNCTION TYPE TEST = 0,
    UNIT TEST FUNCTION TYPE SETUP,
    UNIT TEST FUNCTION TYPE TEARDOWN,
    UNIT TEST FUNCTION TYPE GROUP SETUP,
    UNIT TEST FUNCTION TYPE GROUP TEARDOWN,
} UnitTestFunctionType;
 * Stores a unit test function with its name and type.
 * NOTE: Every setup function must be paired with a teardown function.
It's
* possible to specify NULL function pointers.
typedef struct UnitTest {
    const char* name;
    UnitTestFunction function;
    UnitTestFunctionType function type;
} UnitTest;
typedef struct GroupTest {
    UnitTestFunction setup;
    UnitTestFunction teardown;
    const UnitTest *tests;
    const size t number of tests;
} GroupTest;
/* Function prototype for test functions. */
typedef void (*CMUnitTestFunction)(void **state);
/* Function prototype for setup and teardown functions. */
typedef int (*CMFixtureFunction)(void **state);
struct CMUnitTest {
    const char *name;
    CMUnitTestFunction test func;
    CMFixtureFunction setup func;
```

```
CMFixtureFunction teardown func;
    void *initial state;
};
/* Location within some source code. */
typedef struct SourceLocation {
    const char* file;
    int line;
} SourceLocation;
/* Event that's called to check a parameter value. */
typedef struct CheckParameterEvent {
    SourceLocation location;
    const char *parameter name;
    CheckParameterValue check value;
    LargestIntegralType check value data;
} CheckParameterEvent;
/* Used by expect assert failure() and mock assert(). */
extern int global expecting assert;
extern jmp buf global_expect_assert_env;
extern const char * global last failed assert;
/* Retrieves a value for the given function, as set by "will return". */
LargestIntegralType mock(const char * const function, const char* const
file,
                          const int line);
void expect function call(
    const char * const function name,
    const char * const file,
    const int line,
    const int count);
void function called (const char * const function, const char* const
file,
                          const int line);
void expect check(
    const char* const function, const char* const parameter,
    const char* const file, const int line,
    const CheckParameterValue check function,
    const LargestIntegralType check data, CheckParameterEvent * const
event,
    const int count);
void expect in set(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
    const size t number of values, const int count);
void expect not in set(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
values[],
    const size t number of values, const int count);
void expect in range(
    const char* const function, const char* const parameter,
    const char* const file, const int line,
```

```
const LargestIntegralType minimum,
    const LargestIntegralType maximum, const int count);
void expect not in range(
    const char* const function, const char* const parameter,
    const char* const file, const int line,
    const LargestIntegralType minimum,
    const LargestIntegralType maximum, const int count);
void expect value(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
value,
    const int count);
void expect not value(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const LargestIntegralType
value.
    const int count);
void expect string(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const char* string,
    const int count);
void expect not string(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const char* string,
    const int count);
void expect memory(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const void* const memory,
    const size t size, const int count);
void expect not memory(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const void* const memory,
    const size t size, const int count);
void _expect_any(
    const char* const function, const char* const parameter,
    const char* const file, const int line, const int count);
void check expected(
    const char * const function name, const char * const parameter name,
    const char* file, const int line, const LargestIntegralType value);
void _will_return(const char * const function_name, const char * const
file,
                  const int line, const LargestIntegralType value,
                  const int count);
void assert true(const LargestIntegralType result,
                  const char* const expression,
                  const char * const file, const int line);
void _assert_return_code(const LargestIntegralType result,
                         size_t rlen,
                         const LargestIntegralType error,
                         const char * const expression,
                         const char * const file,
                         const int line);
void assert_int_equal(
    const LargestIntegralType a, const LargestIntegralType b,
```

```
const char * const file, const int line);
void assert int not equal(
    const LargestIntegralType a, const LargestIntegralType b,
    const char * const file, const int line);
void assert string equal(const char * const a, const char * const b,
                           const char * const file, const int line);
void assert string not equal(const char * const a, const char * const b,
                               const char *file, const int line);
void assert memory equal(const void * const a, const void * const b,
                           const size t size, const char* const file,
                           const int \overline{line});
void assert memory not equal(const void * const a, const void * const b,
                               const size t size, const char* const file,
                               const int line);
void assert in range(
    const LargestIntegralType value, const LargestIntegralType minimum,
    const LargestIntegralType maximum, const char* const file, const int
line);
void assert not in range(
    const LargestIntegralType value, const LargestIntegralType minimum,
    const LargestIntegralType maximum, const char* const file, const int
line);
void assert in set(
    const LargestIntegralType value, const LargestIntegralType values[],
    const size t number of values, const char* const file, const int
void assert not in set(
    const LargestIntegralType value, const LargestIntegralType values[],
    const size t number of values, const char* const file, const int
line);
void* _test_malloc(const size_t size, const char* file, const int line);
void* _test_realloc(void *ptr, const size_t size, const char* file, const
int line);
void* test calloc(const size t number of elements, const size t size,
                    const char* file, const int line);
void test free(void* const ptr, const char* file, const int line);
void _fail(const char * const file, const int line);
void skip(const char * const file, const int line);
int run_test(
    const char * const function name, const UnitTestFunction Function,
    void ** const volatile state, const UnitTestFunctionType
function_type,
    const void* const heap_check_point);
CMOCKA_DEPRECATED int _run_tests(const UnitTest * const tests,
                                  const size t number of tests);
CMOCKA_DEPRECATED int _run_group_tests(const UnitTest * const tests,
                                        const size t number of tests);
/* Test runner */
int _cmocka_run_group_tests(const char *group_name,
                             const struct CMUnitTest * const tests,
                             const size t num tests,
                             CMFixtureFunction group setup,
                             CMFixtureFunction group teardown);
/* Standard output and error print methods. */
```

```
void print message(const char* const format, ...)
CMOCKA PRINTF ATTRIBUTE(1, 2);
void print error(const char* const format, ...)
CMOCKA PRINTF ATTRIBUTE(1, 2);
void vprint message(const char* const format, va list args)
CMOCKA PRINTF ATTRIBUTE(1, 0);
void vprint error(const char* const format, va list args)
CMOCKA PRINTF ATTRIBUTE(1, 0);
enum cm message output {
    CM OUTPUT STDOUT,
    CM OUTPUT SUBUNIT,
    CM OUTPUT TAP,
    CM OUTPUT XML,
};
/**
 * @brief Function to set the output format for a test.
 * The ouput format for the test can either be set globally using this
 * function or overriden with environment variable CMOCKA MESSAGE OUTPUT.
* The environment variable can be set to either STDOUT, SUBUNIT, TAP or
 * @param[in] output
                      The output format to use for the test.
void cmocka set message output(enum cm message output output);
/** @} */
#endif /* CMOCKA H */
* Copyright 2014 Luis Pabon, Jr.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
 * Programming by Contract is a programming methodology
 * which binds the caller and the function called to a
 * contract. The contract is represented using Hoare Triple:
       {P} C {Q}
 * where \{P\} is the precondition before executing command C,
 * and {Q} is the postcondition.
 * See also:
 * http://en.wikipedia.org/wiki/Design by contract
```

```
* http://en.wikipedia.org/wiki/Hoare logic
 * http://dlang.org/dbc.html
 */
#ifndef CMOCKA_PBC_H_
#define CMOCKA PBC H
#if defined(UNIT TESTING) || defined (DEBUG)
#include <assert.h>
* Checks caller responsibility against contract
#define REQUIRE(cond) assert(cond)
/*
 * Checks function reponsability against contract.
#define ENSURE(cond) assert(cond)
* While REQUIRE and ENSURE apply to functions, INVARIANT
* applies to classes/structs. It ensures that intances
* of the class/struct are consistent. In other words,
 * that the instance has not been corrupted.
#define INVARIANT(invariant fnc) do{ (invariant fnc) } while (0);
#else
#define REQUIRE(cond) do { } while (0);
#define ENSURE(cond) do { } while (0);
#define INVARIANT(invariant fnc) do{ } while (0);
#endif /* defined(UNIT TESTING) || defined (DEBUG) */
#endif /* CMOCKA PBC H */
/**
* @file arch arm32.h
* @brief defines important arm macros and provides hardware interface
functions
 * this file contains an endianness lookup function for ARM, as well
 * as relevent memory locations in ARM to allow this
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
*/
#ifndef __ARCH_ARM32_H__
#define ARCH ARM32 H
/* Type definitions needed for function prototypes */
#include <stdint.h>
#define SCB ADDRESS (0xE000E000)
#define AIRCR ADDRESS OFFSET (0xD0C)
#define AIRCR ( SCB ADDRESS & AIRCR ADDRESS OFFSET)
#define AIRCR ENDIANNESS OFFSET (15)
#define AIRCR ENDIANNESS MASK (0x8000)
```

```
#define __CPUID_ADDRESS_OFFSET (0xD00)
#define __CPUID (__SCB_ADDRESS & __CPUID_ADDRESS_OFFSET)
#define __CPUID_PART_NO_OFFSET (4)
#define CPUID PART NO MASK (0xFFF0)
#define __CCR_ADDRESS_OFFSET (0xD14)
#define __CCR ( SCB ADDRESS & CCR ADDRESS OFFSET)
#define __CCR_STK_ALIGNMENT_OFFSET (9)
#define _
         CCR STK ALIGNMENT MASK (0x200)
#define __CCR_UNALIGNED_ACCESS_TRAP_OFFSET (3)
#define __CCR_UNALIGNED_ACCESS_TRAP_MASK (0x8)
#define __CCR_DIVIDE_BY_ZERO_TRAP_OFFSET (4)
#define CCR DIVIDE_BY_ZERO_TRAP_MASK (0x10)
#define __SYSTICK_ADDRESS_OFFSET (0x10)
#define __CORE_CLOCK (48000000) /* running at 48MHz */
#define SysTick Base Ptr ((SysTick Ptr)0xE000E010)
* A struct to access the SysTick registers
typedef struct {
 volatile uint32 t CSR;
                                /* SysTick Control and Status Register:
0x0 */
 volatile uint32 t RVR;
                                /* SysTick Reload Value Register: 0x4
 volatile uint32 t CVR;
                                /* SysTick Current Value Register: 0x8
                                /* SysTick Calibration Value Register:
 const uint32 t CALIB;
0xC */
} volatile *SysTick Ptr;
* @brief setup and enable the system tick
 * @return none
 */
void InitSysTick();
/*
 * @brief interrupt handler for the sys tick
 * @return none
 * /
void SysTick Handler();
/*
* @brief function to get the endianness of a processor
 * This function uses the defines in this file
 * to direcly dereference the processors memory
 * in order to figure out the endianess of a processor
 * TODO change uint32 t to a smaller usable type
 * @return uint32 t the endianness of the processor
```

```
0 for little endian
            1 for big endian
 */
uint32 t inline ARM32 AIRCR get endianness setting();
\star @brief function to return the current stack alignment
 * this funciton uses a direct memory dereference of the CCR register
 * in order to calculate the stack alignment value
* TODO change uint32 t to a smaller usable type
* @return uint32 t the stack alignment value
                0 for 4-byte aligned
 *
                1 for 8 byte aligned
uint32 t inline ARM32 CCR get stack alignment();
/*
* @brief function to return the CPUID (part number)
* This function uses direct memory dereferencing of the
* CPUID register to return the contents.
 * @return uint32 t the cpuid
 */
uint32 t inline ARM32 CPUID get part number();
* @brief function to write to enable to devide by zero trap
* this function uses direct memory dereferencing of the CCR
 * register to enable the divide by zero trap
 * @return void
void inline ARM32_CCR_enable_divide_by_zero_trap();
* @brief function to write to unaligned access trap
 * this function uses direct memory dereferencing of the CCR
 * register to enable the unaligned access trap
 * @return void
 */
void inline ARM32 CCR enable unaligned access trap();
* @brief create a trap that gets triggerd when an unaligned address is
accessed
 * this function never returns and uses a usage fault exception.
* @return void
void inline ARM32 create unaligned access trap();
```

```
* @brief performes a divide by zero in order to trap the microcontroller
 * this function never returns and uses a usage fault exception.
 * @return void
 */
void inline ARM32 create divide by zero trap();
#endif /* ARCH ARM32 H */
/************************
**//**
 * @file
          core cm0plus.h
 * @brief
          CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
 * @version V3.30
 * @date
          24. February 2014
 * @note
************************
****/
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be
used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE
   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
```

PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BF.

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER

CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

POSSIBILITY OF SUCH DAMAGE.

```
#if defined ( __ICCARM__ )
    #pragma system_include    /* treat file as system include file for MISRA
check */
#endif
#ifndef CORE CMOPLUS H GENERIC
#define __CORE CMOPLUS H GENERIC
#ifdef __cplusplus
  extern "C" {
#endif
/** \page CMSIS MISRA Exceptions MISRA-C:2004 Compliance Exceptions
 CMSIS violates the following MISRA-C:2004 rules:
  \li Required Rule 8.5, object/function definition in header file.<br>
    Function definitions in header files are used to allow 'inlining'.
  \li Required Rule 18.4, declaration of union type or object of union
type: '{...}'.<br>
    Unions are used for effective representation of core registers.
  \li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
/****************************
*****
                 CMSIS definitions
*****************
/** \ingroup Cortex-M0+
 @ {
*/
/* CMSIS CMOP definitions */
#define CMOPLUS CMSIS VERSION MAIN (0x03)
/*!< [31:16] CMSIS HAL main version */</pre>
#define CMOPLUS CMSIS VERSION SUB (0x20)
/*!<[15:0] CMSIS HAL sub version
                                   * /
                                   (( CMOPLUS CMSIS_VERSION_MAIN <<
#define __CMOPLUS_CMSIS_VERSION
16) | \
                                      CMOPLUS CMSIS VERSION SUB)
/*!< CMSIS HAL version number
#define CORTEX M
                                (0x00)
/*!< Cortex-M Core
                                    * /
#if defined ( __CC_ARM )
 #define ASM
                          asm
/*!< asm keyword for ARM Compiler
                                        * /
 #define __INLINE __inline
/*!< inline keyword for ARM Compiler
 #define STATIC INLINE static inline
```

```
#elif defined ( __GNUC__ )
 #define ASM
/*!< asm keyword for GNU Compiler</pre>
 #define __INLINE inline
/*!< inline keyword for GNU Compiler</pre>
 #define STATIC INLINE static inline
#elif defined ( __ICCARM__ )
   #define __ASM
/*!< asm keyword for IAR Compiler</pre>
                                      */
 #define __INLINE inline
/*!< inline keyword for IAR Compiler. Only available in High optimization
mode! */
 #define STATIC INLINE static inline
#elif defined ( __TMS470___ )
 #define ASM
/*!< asm keyword for TI CCS Compiler
                                      * /
 #define STATIC INLINE static inline
#elif defined ( __TASKING___ )
 #define ASM
/*!< asm keyword for TASKING Compiler
 #define INLINE inline
/*!< inline keyword for TASKING Compiler
 #define STATIC INLINE static inline
#define __packed
 #define __ASM
                                                               /*!<
                         asm
asm keyword for COSMIC Compiler
 #define INLINE inline
/*use -pc99 on compile line !< inline keyword for COSMIC Compiler */
 #define STATIC INLINE static inline
#endif
/** FPU USED indicates whether an FPU is used or not. This core does
not support an FPU at all
*/
#define FPU USED
#warning "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
 #endif
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
   #warning "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
 #endif
#elif defined ( __ICCARM__ )
  #if defined ARMVFP
   #warning "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
  #endif
```

```
#elif defined ( __TMS470__ )
   #if defined __TI__VFP_SUPPORT_
   #warning "Compiler generates FPU instructions for a device without an
FPU (check ___FPU_PRESENT)"
 #endif
#elif defined ( TASKING__ )
  #if defined FPU VFP
   #error "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
 #endif
#error "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
 #endif
#endif
#include <stdint.h>
                                       /* standard types definitions
                                      /* Core Instruction Access
#include <core cmInstr.h>
* /
#include <core cmFunc.h>
                                      /* Core Function Access
#endif /* CORE CMOPLUS H GENERIC */
#ifndef CMSIS GENERIC
#ifndef __CORE_CMOPLUS_H_DEPENDANT
#define __CORE CMOPLUS H DEPENDANT
/* check device defines and use defaults */
#if defined CHECK DEVICE DEFINES
 #ifndef ___CMOPLUS_REV
   #define __CMOPLUS_REV
                                   0x0000
   #warning " CMOPLUS REV not defined in device header file; using
default!"
 #endif
 #ifndef MPU PRESENT
   #define MPU PRESENT
                                   0
   #warning " MPU PRESENT not defined in device header file; using
default!"
 #endif
  #ifndef VTOR PRESENT
   #define ___VTOR PRESENT
                            0
   #warning " VTOR PRESENT not defined in device header file; using
default!"
 #endif
 #ifndef __NVIC_PRIO_BITS
   #define __NVIC PRIO BITS 2
   #warning "__NVIC_PRIO_BITS not defined in device header file; using
default!"
  #endif
 #ifndef Vendor SysTickConfig
```

```
#define __Vendor_SysTickConfig 0
#warning "__Vendor_SysTickConfig not defined in device header file;
using default!"
  #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
    \defgroup CMSIS glob defs CMSIS Global Defines
    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug
information.
#ifdef _cplusplus
  #define __I
                   volatile
                                       /*!< Defines 'read only'</pre>
permissions
#else
#define __I
permissions
                  volatile const
                                       /*!< Defines 'read only'</pre>
#endif
#define __O permissions
                                       /*!< Defines 'write only'</pre>
                  volatile
                    * /
#define ___IO permissions
                   volatile
                                      /*!< Defines 'read / write'</pre>
/*@} end of group Cortex-M0+ */
/**********************
*****
                 Register Abstraction
 Core Register contain:
  - Core Register
  - Core NVIC Register
  - Core SCB Register
  - Core SysTick Register
  - Core MPU Register
*******************
/** \defgroup CMSIS core register Defines and Type Definitions
    \brief Type definitions and defines for Cortex-M processor based
devices.
* /
/** \ingroup CMSIS_core_register
    \defgroup CMSIS CORE Status and Control Registers
    \brief Core Register type definitions.
  @ {
 */
/** \brief Union type to access the Application Program Status Register
(APSR).
* /
typedef union
 struct
```

```
{
#if ( CORTEX M != 0x04)
  uint32_t _reserved0:27;
                                       /*!< bit: 0..26 Reserved
#else
                                        /*!< bit: 0..15 Reserved
   uint32 t reserved0:16;
   uint32 t GE:4;
                                       /*!< bit: 16..19 Greater than
or Equal flags
   uint32_t _reserved1:7;
                                        /*!< bit: 20..26 Reserved
#endif
                                        /*!< bit:
                                                      27 Saturation
   uint32 t Q:1;
                       */
condition flag
   uint32 t V:1;
                                        /*!< bit:
                                                      28 Overflow
                        */
condition code flag
   uint32_t C:1;
                                        /*!< bit:
                                                      29 Carry
condition code flag
                           * /
   uint32 t Z:1;
                                        /*!< bit:
                                                     30 Zero condition
code flag
   uint32 t N:1;
                                        /*!< bit: 31 Negative</pre>
condition code flag
                        * /
                                        /*!< Structure used for bit</pre>
 } b;
                       * /
access
uint32_t w;
                                        /*!< Type used for word
access
} APSR Type;
/** \brief Union type to access the Interrupt Program Status Register
(IPSR).
* /
typedef union
 struct
  uint32 t ISR:9;
                                        /*!< bit: 0.. 8 Exception
number
                                        /*!< bit: 9..31 Reserved
 uint32_t _reserved0:23;
                                        /*!< Structure used for bit
} b;
access
 uint32 t w;
                                        /*!< Type used for word
                       * /
access
} IPSR Type;
/** \brief Union type to access the Special-Purpose Program Status
Registers (xPSR).
*/
typedef union
 struct
  uint32 t ISR:9;
                                       /*!< bit: 0.. 8 Exception
number
#if ( CORTEX M != 0x04)
   uint32_t _reserved0:15;
                                       /*!< bit: 9..23 Reserved
#else
```

```
uint32_t _reserved0:7;
                                       /*!< bit: 9..15 Reserved
   uint32 t GE:4;
                                        /*!< bit: 16..19 Greater than
or Equal flags
  uint32 t reserved1:4;
                                        /*!< bit: 20..23 Reserved
* /
#endif
   uint32 t T:1;
                                        /*!< bit: 24 Thumb bit
(read 0)
   uint32_t IT:2;
                                        /*!< bit: 25..26 saved IT state
(read 0)
   uint32 t Q:1;
                                        /*!< bit:
                                                      27 Saturation
                       * /
condition flag
   uint32 t V:1;
                                        /*!< bit:
                                                      28 Overflow
                         */
condition code flag
   uint32 t C:1;
                                        /*!< bit:
                                                      29 Carry
condition code flag
   uint32 t Z:1;
                                        /*!< bit:
                                                      30 Zero condition
code flag
  uint32 t N:1;
                                        /*!< bit:
                                                      31 Negative
condition code flag
                        * /
                                        /*!< Structure used for bit
 } b;
                       * /
access
 uint32 t w;
                                        /*!< Type used for word
                       * /
access
} xPSR Type;
/** \brief Union type to access the Control Registers (CONTROL).
* /
typedef union
 struct
                                       /*!< bit: 0 Execution</pre>
   uint32 t nPRIV:1;
privilege in Thread mode */
                                                      1 Stack to be
  uint32 t SPSEL:1;
                                        /*!< bit:
used
   uint32_t FPCA:1;
                                                   2 FP extension
                                        /*!< bit:
active flag
                                        /*!< bit: 3..31 Reserved
   uint32 t reserved0:29;
 } b;
                                        /*!< Structure used for bit
                       * /
access
 uint32_t w;
                                        /*!< Type used for word
                       * /
access
} CONTROL_Type;
/*@} end of group CMSIS CORE */
/** \ingroup
              CMSIS core register
   \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
              Type definitions for the NVIC Registers
   \brief
 @ {
*/
/** \brief Structure type to access the Nested Vectored Interrupt
Controller (NVIC).
*/
```

```
typedef struct
__IO uint32_t ISER[1];
Interrupt Set Enable Register
                                       /*!< Offset: 0x000 (R/W)
     uint32 t RESERVED0[31];
  IO uint32 t ICER[1];
                                      /*!< Offset: 0x080 (R/W)
Interrupt Clear Enable Register
      uint32 t RSERVED1[31];
   IO uint32 t ISPR[1];
                                      /*!< Offset: 0x100 (R/W)
Interrupt Set Pending Register
                                      * /
   uint32_t RESERVED2[31];
_IO uint32_t ICPR[1];
                                      /*!< Offset: 0x180 (R/W)
Interrupt Clear Pending Register
      uint32 t RESERVED3[31];
      uint32 t RESERVED4[64];
                                      /*!< Offset: 0x300 (R/W)
   IO uint32 t IP[8];
Interrupt Priority Register
NVIC Type;
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS core register
   \defgroup CMSIS SCB System Control Block (SCB)
   \brief Type definitions for the System Control Block Registers
 @ {
*/
/** \brief Structure type to access the System Control Block (SCB).
typedef struct
  I uint32 t CPUID;
                                      /*!< Offset: 0x000 (R/ ) CPUID
Base Register
 __IO uint32_t ICSR;
                                      /*!< Offset: 0x004 (R/W)
Interrupt Control and State Register
                                                    * /
#if (__VTOR_PRESENT == 1)
                                      /*!< Offset: 0x008 (R/W) Vector
   IO uint\overline{3}2 t VTOR;
                                             */
Table Offset Register
     uint32 t RESERVED0;
#endif
 IO uint32 t AIRCR;
                                      /*!< Offset: 0x00C (R/W)
Application Interrupt and Reset Control Register */
  __IO uint32_t SCR;
                                      /*!< Offset: 0x010 (R/W) System
Control Register
                                     /*!< Offset: 0x014 (R/W)
  __IO uint32_t CCR;
                                                   * /
Configuration Control Register
     uint32_t RESERVED1;
  IO uint32 t SHP[2];
                                      /*!< Offset: 0x01C (R/W) System
Handlers Priority Registers. [0] is RESERVED */
                                /*!< Offset: 0x024 (R/W) System
 IO uint32 t SHCSR;
Handler Control and State Register
                                            * /
} SCB Type;
/* SCB CPUID Register Definitions */
#define SCB_CPUID IMPLEMENTER Pos
                                        24
/*! < SCB CPUID: IMPLEMENTER Position */
#define SCB CPUID IMPLEMENTER Msk (0xFFUL <<
SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
```

```
#define SCB CPUID VARIANT Pos
                                             20
/*!< SCB CPUID: VARIANT Position */</pre>
#define SCB_CPUID_VARIANT_Msk
                                             (0xFUL <<
SCB CPUID VARIANT Pos)
                                       /*!< SCB CPUID: VARIANT Mask */</pre>
#define SCB CPUID ARCHITECTURE Pos
                                             16
/*! < SCB CPUID: ARCHITECTURE Position */
#define SCB CPUID ARCHITECTURE Msk
                                             (0xFUL <<
SCB CPUID ARCHITECTURE Pos)
                                      /*!< SCB CPUID: ARCHITECTURE Mask */</pre>
#define SCB CPUID PARTNO Pos
/*!< SCB CPUID: PARTNO Position */</pre>
                                              (0xFFFUL <<
#define SCB CPUID PARTNO Msk
SCB CPUID PARTNO Pos)
                                     /*!< SCB CPUID: PARTNO Mask */</pre>
#define SCB CPUID REVISION Pos
/*! < SCB CPUID: REVISION Position */
#define SCB CPUID REVISION Msk
                                              (0xFUL <<
                                       /*!< SCB CPUID: REVISION Mask */</pre>
SCB CPUID REVISION Pos)
/* SCB Interrupt Control State Register Definitions */
#define SCB ICSR NMIPENDSET Pos
/*!< SCB ICSR: NMIPENDSET Position */</pre>
#define SCB ICSR NMIPENDSET Msk
                                             (1UL <<
                                         /*!< SCB ICSR: NMIPENDSET Mask */</pre>
SCB ICSR NMIPENDSET Pos)
#define SCB ICSR PENDSVSET Pos
                                              28
/*!< SCB ICSR: PENDSVSET Position */</pre>
#define SCB ICSR PENDSVSET Msk
                                              (1UL <<
                                         /*!< SCB ICSR: PENDSVSET Mask */</pre>
SCB ICSR PENDSVSET Pos)
#define SCB ICSR PENDSVCLR Pos
                                             27
/*!< SCB ICSR: PENDSVCLR Position */</pre>
#define SCB ICSR PENDSVCLR Msk
                                              (1UL <<
SCB ICSR PENDSVCLR Pos)
                                         /*!< SCB ICSR: PENDSVCLR Mask */</pre>
#define SCB_ICSR_PENDSTSET_Pos
                                             26
/*!< SCB ICSR: PENDSTSET Position */</pre>
#define SCB ICSR PENDSTSET Msk
                                             (1UL <<
                                         /*!< SCB ICSR: PENDSTSET Mask */</pre>
SCB ICSR PENDSTSET Pos)
                                             2.5
#define SCB ICSR PENDSTCLR Pos
/*!< SCB ICSR: PENDSTCLR Position */</pre>
#define SCB ICSR PENDSTCLR Msk
                                              (1UL <<
                                         /*!< SCB ICSR: PENDSTCLR Mask */</pre>
SCB ICSR PENDSTCLR Pos)
#define SCB ICSR ISRPREEMPT Pos
                                              23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB ICSR ISRPREEMPT Msk
                                             (1UL <<
SCB ICSR ISRPREEMPT Pos)
                                        /*!< SCB ICSR: ISRPREEMPT Mask */</pre>
#define SCB ICSR ISRPENDING Pos
                                             22
/*!< SCB ICSR: ISRPENDING Position */</pre>
#define SCB ICSR ISRPENDING Msk
                                             (1UL <<
SCB ICSR ISRPENDING Pos)
                                         /*!< SCB ICSR: ISRPENDING Mask */</pre>
#define SCB ICSR VECTPENDING Pos
/*!< SCB ICSR: VECTPENDING Position */</pre>
```

```
#define SCB ICSR VECTACTIVE Pos
/*!< SCB ICSR: VECTACTIVE Position */</pre>
#define SCB ICSR VECTACTIVE Msk
                                           (0x1FFUL <<
                                   /*!< SCB ICSR: VECTACTIVE Mask */</pre>
SCB ICSR VECTACTIVE Pos)
#if ( VTOR PRESENT == 1)
/* SCB Interrupt Control State Register Definitions */
#define SCB VTOR TBLOFF Pos
#define SCB_VTOR_TBLOFF_Pos

/*! < SCB VTOR: TBLOFF Position */
#define SCB_VTOR_TBLOFF_Msk

#define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB VTOR TBLOFF Pos) /*!< SCB VTOR: TBLOFF Mask */
#endif
/\star SCB Application Interrupt and Reset Control Register Definitions \star/
#define SCB AIRCR VECTKEY Pos
/*!< SCB AIRCR: VECTKEY Position */</pre>
#define SCB AIRCR_VECTKEY_Msk
                                           (0xFFFFUL <<
SCB AIRCR VECTKEY Pos)
                                 /*! < SCB AIRCR: VECTKEY Mask */
#define SCB AIRCR VECTKEYSTAT Pos
                                          16
/*!< SCB AIRCR: VECTKEYSTAT Position */</pre>
#define SCB AIRCR VECTKEYSTAT Msk (0xfffful <<</pre>
#define SCB AIRCR ENDIANESS Pos
                                            15
/*!< SCB AIRCR: ENDIANESS Position */</pre>
#define SCB_AIRCR_ENDIANESS_Msk
                                           (1UL <<
                                       /*!< SCB AIRCR: ENDIANESS Mask */</pre>
SCB AIRCR ENDIANESS Pos)
#define SCB AIRCR SYSRESETREQ Pos
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB_AIRCR: SYSRESETREQ_Mask
#define SCB_AIRCR_VECTCLRACTIVE_Pos
/*!< SCB AIRCR: VECTCLRACTIVE Position */</pre>
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL <</pre>
SCB AIRCR VECTCLRACTIVE Pos)
                                      /*! < SCB AIRCR: VECTCLRACTIVE Mask
/* SCB System Control Register Definitions */
#define SCB_SCR_SEVONPEND_Pos
/*!< SCB SCR: SEVONPEND Position */</pre>
#define SCB SCR SEVONPEND Msk
                                          (1UL << SCB SCR SEVONPEND Pos)
/*!< SCB SCR: SEVONPEND Mask */</pre>
#define SCB SCR SLEEPDEEP Pos
/*! < SCB SCR: SLEEPDEEP Position */
#define SCB SCR SLEEPDEEP Msk
                                          (1UL << SCB SCR SLEEPDEEP Pos)
/*!< SCB SCR: SLEEPDEEP Mask */</pre>
#define SCB SCR SLEEPONEXIT Pos
                                            1
/*! SCB SCR: SLEEPONEXIT_Msk (1UL << /r>
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << /r>
/*! SCB SCR: SLEEPONEXIT Mask */
/*! < SCB SCR: SLEEPONEXIT Position */
```

```
/* SCB Configuration Control Register Definitions */
#define SCB CCR STKALIGN Pos
/*!< SCB CCR: STKALIGN Position */</pre>
#define SCB CCR STKALIGN Msk
                                         (1UL << SCB CCR STKALIGN Pos)
/*!< SCB CCR: STKALIGN Mask */</pre>
#define SCB CCR UNALIGN TRP Pos
/*! < SCB CCR: UNALIGN TRP Position */
#define SCB_CCR_UNALIGN_TRP_Msk
                                         (1UL <<
SCB CCR UNALIGN TRP Pos)
                                     /*! < SCB CCR: UNALIGN TRP Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR SVCALLPENDED Pos
/*!< SCB SHCSR: SVCALLPENDED Position */</pre>
#define SCB SHCSR_SVCALLPENDED_Msk
                                         (1UL <<
                                     /*! < SCB SHCSR: SVCALLPENDED Mask
SCB SHCSR SVCALLPENDED Pos)
* /
/*@} end of group CMSIS SCB */
/** \ingroup CMSIS_core_register
   \defgroup CMSIS SysTick System Tick Timer (SysTick)
   \brief Type definitions for the System Timer Registers.
 @ {
/** \brief Structure type to access the System Timer (SysTick).
*/
typedef struct
                                       /*!< Offset: 0x000 (R/W)
   IO uint32 t CTRL;
SysTick Control and Status Register */
                                       /*!< Offset: 0x004 (R/W)
 IO uint32 t LOAD;
SysTick Reload Value Register
IO uint32 t VAL;
                                       /*!< Offset: 0x008 (R/W)
SysTick Current Value Register */
 __I uint32_t CALIB;
                                        /*!< Offset: 0x00C (R/)
SysTick Calibration Register
} SysTick Type;
/* SysTick Control / Status Register Definitions */
#define SysTick CTRL COUNTFLAG Pos
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
#define SysTick_CTRL_COUNTFLAG_Msk
                                         (1UL <<
                                     /*! < SysTick CTRL: COUNTFLAG Mask
SysTick CTRL COUNTFLAG Pos)
#define SysTick CTRL CLKSOURCE Pos
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
#define SysTick CTRL CLKSOURCE Msk
                                         (1UL <<
                                     /*! < SysTick CTRL: CLKSOURCE Mask
SysTick CTRL CLKSOURCE Pos)
#define SysTick CTRL TICKINT Pos
                                           1
/*!< SysTick CTRL: TICKINT Position */</pre>
#define SysTick CTRL TICKINT Msk
                                         (1UL <<
                                     /*! < SysTick CTRL: TICKINT Mask */
SysTick CTRL TICKINT Pos)
```

```
#define SysTick CTRL ENABLE Pos
/*!< SysTick CTRL: ENABLE Msk (1UL << /r>
#define SysTick_CTRL_ENABLE_Msk (1UL << /r>
#define SysTick_CTRL_ENABLE Msk /*!< SysTick CTRL: ENABLE Mask */
/*!< SysTick CTRL: ENABLE Position */
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
/*!< SysTick LOAD: RELOAD Position */</pre>
#define SysTick_LOAD_RELOAD_Msk
                                           (0xfffffful <<
SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick VAL CURRENT Pos
/*!< SysTick VAL: CURRENT Position */</pre>
#define SysTick VAL CURRENT Msk
                                           (0xfffffful <<
SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick CALIB NOREF Pos
/*!< SysTick CALIB: NOREF Position */</pre>
#define SysTick_CALIB_NOREF_Msk
                                           (1UL <<
                                      /*!< SysTick CALIB: NOREF Mask */</pre>
SysTick CALIB NOREF Pos)
#define SysTick CALIB SKEW Pos
                                           30
/*!< SysTick CALIB: SKEW Position */
#define SysTick CALIB SKEW Msk
                                     (IUL << /r>
/*!< SysTick CALIB: SKEW Mask */
                                           (1UL <<
SysTick CALIB SKEW Pos)
#define SysTick CALIB TENMS Pos
/*! < SysTick CALIB: TENMS Position */
#define SysTick_CALIB_TENMS_Msk
                                           (0xFFFFFFUL <<
SysTick_VAL_CURRENT_Pos) /*! < SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS SysTick */
#if ( MPU PRESENT == 1)
/** \ingroup CMSIS_core_register
    \defgroup CMSIS_MPU Memory Protection Unit (MPU)
    \brief Type definitions for the Memory Protection Unit (MPU)
  @ {
 */
/** \brief Structure type to access the Memory Protection Unit (MPU).
*/
typedef struct
                                          /*!< Offset: 0x000 (R/ ) MPU
   I uint32 t TYPE;
                                           */
Type Register
 __IO uint32_t CTRL;
                                        /*! < Offset: 0x004 (R/W)
                                                                    MPU
Control Register
 IO uint32 t RNR;
                                        /*!< Offset: 0x008 (R/W) MPU
Region RNRber Register
___IO uint32_t RBAR;
                                           */
                                        /*!< Offset: 0x00C (R/W) MPU
Region Base Address Register
__IO uint32_t RASR;
                                           * /
                                       /*!< Offset: 0x010 (R/W) MPU
Region Attribute and Size Register
} MPU Type;
/* MPU Type Register */
```

```
#define MPU TYPE IREGION Pos
                                          16
/*!< MPU TYPE: IREGION Position */</pre>
#define MPU_TYPE_IREGION_Msk
                                          (0xFFUL <<
MPU TYPE IREGION Pos)
                                   /*! < MPU TYPE: IREGION Mask */
#define MPU TYPE DREGION Pos
/*!< MPU TYPE: DREGION Position */</pre>
#define MPU TYPE DREGION Msk
                                           (0xFFUL <<
MPU TYPE DREGION Pos)
                                    /*!< MPU TYPE: DREGION Mask */</pre>
#define MPU TYPE SEPARATE Pos
/*!< MPU TYPE: SEPARATE Position */</pre>
#define MPU TYPE SEPARATE Msk
                                           (1UL << MPU TYPE SEPARATE Pos)
/*!< MPU TYPE: SEPARATE Mask */</pre>
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
                                            2
/*! < MPU CTRL: PRIVDEFENA Position */
#define MPU CTRL PRIVDEFENA Msk
                                           (1UL <<
MPU CTRL PRIVDEFENA Pos)
                                       /*!< MPU CTRL: PRIVDEFENA Mask */</pre>
#define MPU CTRL HFNMIENA Pos
/*!< MPU CTRL: HFNMIENA Position */</pre>
#define MPU CTRL HFNMIENA Msk
                                           (1UL << MPU CTRL HFNMIENA Pos)
/*!< MPU CTRL: HFNMIENA Mask */</pre>
#define MPU CTRL ENABLE Pos
                                            \cap
/*!< MPU CTRL: ENABLE Position */</pre>
#define MPU CTRL ENABLE Msk
                                           (1UL << MPU CTRL ENABLE Pos)
/*! < MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU RNR REGION Pos
/*! < MPU RNR: REGION Position */
#define MPU RNR REGION Msk
                                           (0xFFUL << MPU RNR REGION Pos)
/*! < MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU RBAR ADDR Pos
/*!< MPU RBAR: ADDR Position */</pre>
                                           (0xFFFFFFUL <<
#define MPU RBAR ADDR Msk
                               /*!< MPU RBAR: ADDR Mask */
MPU RBAR ADDR Pos)
#define MPU RBAR VALID Pos
/*!< MPU RBAR: VALID Position */</pre>
#define MPU_RBAR_VALID_Msk
                                           (1UL << MPU RBAR VALID Pos)
/*! < MPU RBAR: VALID Mask */
#define MPU RBAR REGION Pos
                                            0
/*!< MPU RBAR: REGION Position */</pre>
#define MPU RBAR REGION Msk
                                          (0xFUL << MPU RBAR REGION Pos)
/*! < MPU RBAR: REGION Mask */
/* MPU Region Attribute and Size Register */
#define MPU RASR ATTRS Pos
/*! < MPU RASR: MPU Region Attribute field Position */
field Mask */
```

```
#define MPU RASR XN Pos
                                             28
/*!< MPU RASR: ATTRS.XN Position */</pre>
#define MPU RASR XN Msk
                                            (1UL << MPU RASR XN Pos)
/*!< MPU RASR: ATTRS.XN Mask */</pre>
#define MPU RASR AP Pos
                                             24
/*! < MPU RASR: ATTRS.AP Position */
#define MPU RASR AP Msk
                                            (0x7UL << MPU RASR AP Pos)
/*! < MPU RASR: ATTRS.AP Mask */
#define MPU RASR TEX Pos
                                             19
/*!< MPU RASR: ATTRS.TEX Position */</pre>
#define MPU RASR TEX Msk
                                             (0x7UL << MPU RASR TEX Pos)
/*!< MPU RASR: ATTRS.TEX Mask */</pre>
#define MPU RASR S Pos
                                            18
/*!< MPU RASR: ATTRS.S Position */</pre>
#define MPU RASR S Msk
                                            (1UL << MPU RASR S Pos)
/*! < MPU RASR: ATTRS.S Mask */
#define MPU RASR C Pos
                                             17
/*! < MPU RASR: ATTRS.C Position */
#define MPU RASR C Msk
                                            (1UL << MPU RASR C Pos)
/*! < MPU RASR: ATTRS.C Mask */
#define MPU RASR B Pos
                                             16
/*!< MPU RASR: ATTRS.B Position */</pre>
#define MPU RASR B Msk
                                            (1UL << MPU RASR B Pos)
/*! < MPU RASR: ATTRS.B Mask */
#define MPU RASR SRD Pos
                                              8
/*! < MPU RASR: Sub-Region Disable Position */
#define MPU RASR SRD Msk
                                             (0xFFUL << MPU RASR SRD Pos)
/*! < MPU RASR: Sub-Region Disable Mask */
#define MPU RASR SIZE Pos
/*! < MPU RASR: Region Size Field Position */
#define MPU RASR SIZE Msk
                                            (0x1FUL << MPU RASR SIZE Pos)
/*!< MPU RASR: Region Size Field Mask */</pre>
#define MPU RASR ENABLE Pos
/*!< MPU RASR: Region enable bit Position */</pre>
                                            (1UL << MPU RASR ENABLE Pos)
#define MPU RASR ENABLE Msk
/*!< MPU RASR: Region enable bit Disable Mask */</pre>
/*@} end of group CMSIS MPU */
#endif
/** \ingroup CMSIS core register
    \defgroup CMSIS CoreDebug Core Debug Registers (CoreDebug)
               Cortex-MO+ Core Debug Registers (DCB registers, SHCSR,
    \brief
and DFSR)
               are only accessible over DAP and not via processor.
Therefore
                they are not covered by the Cortex-MO header file.
 @ {
* /
/*@} end of group CMSIS CoreDebug */
```

```
Definitions for base addresses, unions, and structures.
 @ {
*/
/* Memory mapping of Cortex-M0+ Hardware */
#define SCS BASE
                        (0xE000E000UL)
/*!< System Control Space Base Address */
#define SysTick BASE (SCS BASE + 0x0010UL)
/*!< SysTick Base Address
                        (SCS BASE + 0 \times 0100UL)
#define NVIC BASE
                                  */
/*!< NVIC Base Address</pre>
#define SCB BASE
                        (SCS BASE + 0 \times 0 D00 UL)
/*!< System Control Block Base Address */</pre>
                                       *)
#define SCB
                                            SCB BASE
                        ((SCB Type
/*!< SCB configuration struct
#define SysTick ((SysTick Type
                                             SysTick BASE )
/*!< SysTick configuration struct */</pre>
#define NVIC
                                       *)
                        ((NVIC Type
                                             NVIC BASE
                                                         )
/*!< NVIC configuration struct</pre>
#if ( MPU PRESENT == 1)
 #define MPU BASE
                         (SCS BASE + 0 \times 0 D90 UL)
/*!< Memory Protection Unit</pre>
                                   * /
 #define MPU
                         ((MPU Type
                                      *)
                                             MPU BASE
/*!< Memory Protection Unit
#endif
/*@} */
/************************
*****
              Hardware Abstraction Layer
 Core Function Interface contains:
 - Core NVIC Functions
 - Core SysTick Functions
 - Core Register Access Functions
******************
/** \defgroup CMSIS Core FunctionInterface Functions and Instructions
Reference
*/
/* ################# NVIC functions
############## */
/** \ingroup CMSIS_Core_FunctionInterface
   \defgroup CMSIS Core NVICFunctions NVIC Functions
   \brief
            Functions that manage interrupts and exceptions via the
NVIC.
   @ {
 * /
```

```
/* Interrupt Priorities are WORD accessible only under ARMv6M
/* The following MACROS handle generation of the register offset and byte
masks */
                             ( (((uint32 t)(IRQn) ) &
#define _BIT_SHIFT(IRQn)
0x03) * 8)
                               (((((uint32 t)(IRQn) \& 0x0F)-8) >>
#define SHP IDX(IRQn)
2) )
#define _IP_IDX(IRQn)
2)
                                ((uint32 t)(IRQn)
                                                                 >>
/** \brief Enable External Interrupt
    The function enables a device-specific interrupt in the NVIC
interrupt controller.
    \param [in] IRQn External interrupt number. Value cannot be
negative.
* /
 STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
 NVIC \rightarrow ISER[0] = (1 \ll ((uint32 t)(IRQn) \& 0x1F));
}
/** \brief Disable External Interrupt
    The function disables a device-specific interrupt in the NVIC
interrupt controller.
    \param [in]
                   IRQn External interrupt number. Value cannot be
negative.
 STATIC INLINE void NVIC DisableIRQ(IRQn Type IRQn)
 NVIC \rightarrow ICER[0] = (1 \ll ((uint32 t)(IRQn) \& 0x1F));
}
/** \brief Get Pending Interrupt
    The function reads the pending register in the NVIC and returns the
pending bit
    for the specified interrupt.
    \param [in] IRQn Interrupt number.
    \return
                        O Interrupt status is not pending.
                        1 Interrupt status is pending.
    \return
  STATIC INLINE uint32 t NVIC GetPendingIRQ(IRQn Type IRQn)
 return((uint32 t) ((NVIC->ISPR[0] & (1 << ((uint32 t)(IRQn) &
0x1F)))?1:0));
/** \brief Set Pending Interrupt
```

```
The function sets the pending bit of an external interrupt.
    \param [in]
                    IRQn Interrupt number. Value cannot be negative.
 STATIC INLINE void NVIC SetPendingIRQ(IRQn Type IRQn)
 NVIC \rightarrow ISPR[0] = (1 \ll ((uint32 t)(IRQn) \& 0x1F));
}
/** \brief Clear Pending Interrupt
   The function clears the pending bit of an external interrupt.
                    IRQn External interrupt number. Value cannot be
negative.
 STATIC INLINE void NVIC ClearPendingIRQ(IRQn Type IRQn)
 NVIC \rightarrow ICPR[0] = (1 \ll ((uint32 t)(IRQn) \& 0x1F)); /* Clear pending
interrupt */
/** \brief Set Interrupt Priority
   The function sets the priority of an interrupt.
   \note The priority cannot be set for every core interrupt.
   \param [in]
                    IRQn Interrupt number.
    \param [in] priority Priority to set.
 STATIC INLINE void NVIC SetPriority(IRQn Type IRQn, uint32 t priority)
  if(IRQn < 0) {
   SCB->SHP[\_SHP\_IDX(IRQn)] = (SCB->SHP[\_SHP\_IDX(IRQn)] & \sim (0xFF <<
_BIT_SHIFT(IRQn))) |
       (((priority << (8 - NVIC PRIO BITS)) & 0xFF) <<
BIT SHIFT(IRQn)); }
   BIT SHIFT(IRQn))) |
        (((priority << (8 - NVIC PRIO BITS)) & 0xFF) <<
_BIT_SHIFT(IRQn)); }
/** \brief Get Interrupt Priority
   The function reads the priority of an interrupt. The interrupt
   number can be positive to specify an external (device specific)
   interrupt, or negative to specify an internal (core) interrupt.
   \param [in] IRQn Interrupt number.
   \return
                       Interrupt Priority. Value is aligned
automatically to the implemented
                       priority bits of the microcontroller.
 */
```

```
_STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
  if(IRQn < 0) {
   return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) &
0xFF) >> (8 - NVIC PRIO BITS))); } /* get priority for Cortex-M0
system interrupts */
 else {
   return((uint32 t)(((NVIC->IP[ IP IDX(IRQn)] >> BIT SHIFT(IRQn) ) &
0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific
interrupts */
/** \brief System Reset
   The function initiates a system reset request to reset the MCU.
 STATIC INLINE void NVIC SystemReset (void)
                                                            /* Ensure
   DSB():
all outstanding memory accesses included
buffered write are completed before reset */
  SCB->AIRCR = ((0x5FA << SCB AIRCR VECTKEY Pos)
               SCB AIRCR SYSRESETREQ Msk);
  DSB();
                                                            /* Ensure
completion of memory access */
                                                            /* wait
 while (1);
until reset */
}
/*@} end of CMSIS Core NVICFunctions */
SysTick function
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core SysTickFunctions SysTick Functions
             Functions that configure the System.
 @ {
 * /
#if ( Vendor SysTickConfig == 0)
/** \brief System Tick Configuration
   The function initializes the System Timer and its interrupt, and
starts the System Tick Timer.
   Counter is in free running mode to generate periodic interrupts.
   \param [in] ticks Number of ticks between two interrupts.
   \return
                    0 Function succeeded.
   \return
                    1 Function failed.
            When the variable <b> Vendor SysTickConfig</b> is set to
1, then the
```

```
function <b>SysTick Config</b> is not included. In this case, the
file <b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
 STATIC INLINE uint32 t SysTick Config(uint32 t ticks)
 if ((ticks - 1) > SysTick LOAD RELOAD Msk) return (1);
value impossible */
                                                          /* set
 SysTick->LOAD = ticks - 1;
reload register */
 NVIC SetPriority (SysTick IRQn, (1<< NVIC PRIO BITS) - 1); /* set
Priority for Systick Interrupt */
 SysTick->VAL
              = 0;
                                                          /* Load
the SysTick Counter Value */
 SysTick->CTRL = SysTick CTRL CLKSOURCE Msk |
                 SysTick CTRL TICKINT Msk
                 SysTick_CTRL ENABLE Msk;
                                                          /* Enable
SysTick IRQ and SysTick Timer */
 return (0);
Function successful */
#endif
/*@} end of CMSIS Core SysTickFunctions */
#endif /* CORE CMOPLUS H DEPENDANT */
#ifdef cplusplus
#endif
#endif /* __CMSIS_GENERIC */
**//**
* @file
          core cm4.h
* @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File
 * @version V3.30
         24. February 2014
 * @date
 * @note
*******************
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
  - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
  - Redistributions in binary form must reproduce the above copyright
```

notice, this list of conditions and the following disclaimer in the

```
documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be
used
    to endorse or promote products derived from this software without
    specific prior written permission.
   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS
BE.
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
BUSINESS
   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
  POSSIBILITY OF SUCH DAMAGE.
____*/
#if defined ( __ICCARM___ )
 #pragma system include /* treat file as system include file for MISRA
check */
#endif
#ifndef __CORE_CM4_H_GENERIC
#define CORE CM4 H GENERIC
#ifdef __cplusplus
extern "C" {
#endif
/** \page CMSIS MISRA Exceptions MISRA-C:2004 Compliance Exceptions
 CMSIS violates the following MISRA-C:2004 rules:
   \li Required Rule 8.5, object/function definition in header file.<br>
     Function definitions in header files are used to allow 'inlining'.
   \li Required Rule 18.4, declaration of union type or object of union
type: '{...}'.<br>
    Unions are used for effective representation of core registers.
   \li Advisory Rule 19.7, Function-like macro defined.<br>
    Function-like macros are used to allow more efficient code.
/*************************
*****
                  CMSIS definitions
```

```
********************
****/
/** \ingroup Cortex M4
 @ {
* /
/* CMSIS CM4 definitions */
#define CM4 CMSIS VERSION MAIN (0x03)
/*!< [31:16] CMSIS HAL main version */
#define __CM4_CMSIS_VERSION SUB (0x20)
/*!< [15:0] CMSIS HAL sub version */
\#define CM4 CMSIS VERSION (( CM4 CMSIS VERSION MAIN << 16) | \setminus
                                __CM4_CMSIS_VERSION_SUB )
/*!< CMSIS HAL version number
#define CORTEX M
                               (0x04)
/*!< Cortex-M Core
                                */
#if defined ( __CC_ARM )
 #define __ASM
/*!< asm keyword for ARM Compiler</pre>
 #define INLINE inline
/*!< inline keyword for ARM Compiler
 #define STATIC INLINE static inline
#elif defined ( __GNUC__ )
   #define __ASM
                          asm
/*! asm keyword for GNU Compiler
 #define INLINE inline
/*!< inline keyword for GNU Compiler</pre>
 #define __STATIC_INLINE static inline
#elif defined ( __ICCARM__ )
    #define __ASM ___asm
/*!< asm keyword for IAR Compiler</pre>
                                        * /
 #define __INLINE inline
/*!< inline keyword for IAR Compiler. Only available in High optimization
mode! */
  #define STATIC INLINE static inline
#elif defined ( __TMS470__ )
   #define ASM
/*!< asm keyword for TI CCS Compiler
  #define __STATIC_INLINE static inline
#elif defined ( __TASKING___ )
  #define ASM
/*!< asm keyword for TASKING Compiler</pre>
 #define INLINE inline
/*!< inline keyword for TASKING Compiler */
 #define STATIC INLINE static inline
#elif defined ( __CSMC__ ) /* Cosmic */
 #define __packed #define __ASM
                                                                 /*!<
asm keyword for COSMIC Compiler
  #define INLINE inline
/*use -pc99 on compile line !< inline keyword for COSMIC Compiler */
```

```
#define STATIC INLINE static inline
#endif
/** FPU USED indicates whether an FPU is used or not. For this,
 FPU PRESENT has to be checked prior to making use of FPU specific
registers and functions.
#if defined ( __CC_ARM )
   #if defined __TARGET_FPU_VFP
    #if ( FPU PRESENT == \overline{1})
       #define __FPU_USED
    #else
       #warning "Compiler generates FPU instructions for a device without
an FPU (check ___FPU_PRESENT)"
      #define __FPU_USED
    #endif
  #else
    #define FPU USED
  #endif
#elif defined ( __GNUC__ )
#if defined (__VFP_FP__) && !defined(__SOFTFP__)
    #if ( FPU \overline{PRESENT} == 1)
       #define __FPU_USED 1
    #else
       #warning "Compiler generates FPU instructions for a device without
an FPU (check __FPU_PRESENT)"
       #define FPU USED
    #endif
  #else
    #define __FPU_USED
                                  Ω
  #endif
#elif defined ( __ICCARM___ )
    #if defined __ARMVFP__
    #if ( FPU PRESENT == 1)
       #define ___FPU_USED
    #else
      #warning "Compiler generates FPU instructions for a device without
an FPU (check FPU PRESENT)"
      #define FPU USED
    #endif
  #else
    #define __FPU_USED
                                  0
  #endif
#elif defined ( __TMS470__ )
   #if defined __TI_VFP_SUPPORT_
    #if ( FPU PRESENT == 1)
       #define FPU USED
    #else
\label{thm:complex} \mbox{ \#warning "Compiler generates FPU instructions for a device without an FPU (check <math>\_ FPU_PRESENT)"  
      #define __FPU_USED
    #endif
  #else
    #define FPU USED
  #endif
```

```
#elif defined ( __TASKING___ )
   #if defined __FPU_VFP__
    #if (__FPU_PRESENT == 1)
     #define __FPU_USED
    #else
     #error "Compiler generates FPU instructions for a device without an
FPU (check FPU PRESENT)"
     #define __FPU_USED
    #endif
  #else
    #define FPU USED
  #endif
// FPU present for parser
    #if ( FPU PRESENT == 1)
     #define ___FPU_USED
    #else
     #error "Compiler generates FPU instructions for a device without an
FPU (check __FPU_PRESENT)"
     #define FPU USED
   #endif
  #else
   #define __FPU_USED
                             0
  #endif
#endif
#include <stdint.h>
                                       /* standard types definitions
                                       /* Core Instruction Access
#include <core cmInstr.h>
#include <core cmFunc.h>
                                       /* Core Function Access
#include <core_cm4 simd.h>
                                       /* Compiler specific SIMD
Intrinsics
#endif /* CORE CM4 H GENERIC */
#ifndef CMSIS GENERIC
#ifndef CORE CM4 H DEPENDANT
#define CORE CM4 H DEPENDANT
/* check device defines and use defaults */
#if defined __CHECK_DEVICE_DEFINES
    #ifndef __CM4_REV
   #define __CM4_REV
                                   0x0000
    #warning "__CM4_REV not defined in device header file; using
default!"
  #endif
  #ifndef FPU PRESENT
    #define FPU PRESENT
                                    0
    #warning "__FPU_PRESENT not defined in device header file; using
default!"
  #endif
  #ifndef MPU PRESENT
    #define MPU PRESENT
```

```
#warning " MPU PRESENT not defined in device header file; using
default!"
  #endif
  #ifndef NVIC PRIO BITS
    #define NVIC PRIO BITS
    #warning "__NVIC_PRIO_BITS not defined in device header file; using
default!"
  #endif
  #ifndef __Vendor_SysTickConfig
#define __Vendor_SysTickConfig 0
    #warning "__Vendor_SysTickConfig not defined in device header file;
using default!"
  #endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
    \defgroup CMSIS glob defs CMSIS Global Defines
    <strong>IO Type Qualifiers</strong> are used
    \li to specify the access to peripheral variables.
    \li for automatic generation of peripheral register debug
information.
* /
#ifdef cplusplus
  #define __I volatile
                                       /*!< Defines 'read only'</pre>
permissions
#define __I volatile const /*!< Defines 'read only'
permissions */</pre>
#else
#endif
#define __0
permissions
                                       /*!< Defines 'write only'</pre>
                  volatile
#define __IO permissions
                                       /*!< Defines 'read / write'</pre>
                   volatile
/*@} end of group Cortex M4 */
/***************************
*****
                  Register Abstraction
 Core Register contain:
  - Core Register
  - Core NVIC Register
  - Core SCB Register
  - Core SysTick Register
  - Core Debug Register
  - Core MPU Register
  - Core FPU Register
*******************
/** \defgroup CMSIS core register Defines and Type Definitions
   \brief Type definitions and defines for Cortex-M processor based
devices.
* /
```

```
\brief Core Register type definitions.
 @ {
*/
/** \brief Union type to access the Application Program Status Register
(APSR).
* /
typedef union
 struct
#if ( CORTEX M != 0x04)
  uint32_t _reserved0:27;
                                     /*!< bit: 0..26 Reserved
#else
                                      /*!< bit: 0..15 Reserved
   uint32 t reserved0:16;
   uint32 t GE:4;
                                     /*!< bit: 16..19 Greater than
or Equal flags
                   * /
                                     /*!< bit: 20..26 Reserved
  uint32 t reserved1:7;
#endif
   uint32 t Q:1;
                                      /*!< bit:
                                                   27 Saturation
condition flag
                      */
   uint32 t V:1;
                                      /*!< bit:
                                                   28 Overflow
condition code flag
                       * /
   uint32 t C:1;
                                      /*!< bit:
                                                   29 Carry
                          * /
condition code flag
   uint32 t Z:1;
                                      /*!< bit:
                                                   30 Zero condition
code flag
   uint32 t N:1;
                                      /*!< bit:
                                                   31 Negative
                       * /
condition code flag
                                      /*!< Structure used for bit
 } b;
access
                      * /
 uint32_t w;
                                      /*!< Type used for word
                      * /
access
} APSR Type;
/** \brief Union type to access the Interrupt Program Status Register
(IPSR).
* /
typedef union
 struct
  uint32 t ISR:9;
                                     /*!< bit: 0.. 8 Exception
number
                                      /*!< bit: 9..31 Reserved
  uint32 t reserved0:23;
 } b;
                                      /*!< Structure used for bit
access
                      * /
 uint32 t w;
                                      /*!< Type used for word</pre>
                      */
} IPSR Type;
```

```
/** \brief Union type to access the Special-Purpose Program Status
Registers (xPSR).
*/
typedef union
 struct
   uint32 t ISR:9;
                                       /*!< bit: 0.. 8 Exception
number
#if ( CORTEX M != 0x04)
                                        /*!< bit: 9..23 Reserved
   uint32_t _reserved0:15;
* /
#else
                                        /*!< bit: 9..15 Reserved
   uint32 t reserved0:7;
   uint32 t GE:4;
                                        /*!< bit: 16..19 Greater than
or Equal flags
   uint32 t reserved1:4;
                                        /*!< bit: 20..23 Reserved
#endif
   uint32_t T:1;
                                        /*!< bit:
                                                      24 Thumb bit
(read 0)
                                        /*!< bit: 25..26 saved IT state
   uint32 t IT:2;
(read 0)
   uint32 t Q:1;
                                                      27 Saturation
                                        /*!< bit:
condition flag
                       * /
   uint32 t V:1;
                                        /*!< bit:
                                                      28 Overflow
                         */
condition code flag
   uint32 t C:1;
                                        /*!< bit:
                                                      29 Carry
                            */
condition code flag
   uint32 t Z:1;
                                        /*!< bit:
                                                      30 Zero condition
code flag
   uint32 t N:1;
                                        /*!< bit:
                                                      31 Negative
                        * /
condition code flag
                                        /*!< Structure used for bit
 } b;
                       * /
access
 uint32_t w;
                                        /*!< Type used for word
access
} xPSR_Type;
/** \brief Union type to access the Control Registers (CONTROL).
* /
typedef union
 struct
                                       /*!< bit: 0 Execution</pre>
   uint32 t nPRIV:1;
privilege in Thread mode */
   uint32_t SPSEL:1;
                                        /*!< bit:
                                                      1 Stack to be
                      */
used
                                                      2 FP extension
   uint32 t FPCA:1;
                                        /*!< bit:
active flag
                                        /*!< bit: 3..31 Reserved
   uint32_t _reserved0:29;
* /
 } b;
                                        /*!< Structure used for bit
                       * /
access
 uint32 t w;
                                        /*!< Type used for word
                       */
access
} CONTROL Type;
```

```
/*@} end of group CMSIS CORE */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS NVIC Nested Vectored Interrupt Controller (NVIC)
    \brief Type definitions for the NVIC Registers
 @ {
 */
/** \brief Structure type to access the Nested Vectored Interrupt
Controller (NVIC).
typedef struct
__IO uint32_t ISER[8];
Interrupt Set Enable Register
                                       /*! < Offset: 0x000 (R/W)
     uint32 t RESERVED0[24];
  IO uint32 t ICER[8];
                                       /*!< Offset: 0x080 (R/W)
Interrupt Clear Enable Register
                                       */
      uint32 t RSERVED1[24];
   IO uint32 t ISPR[8];
                                       /*!< Offset: 0x100 (R/W)
Interrupt Set Pending Register
      uint32 t RESERVED2[24];
  __IO uint32_t ICPR[8];
                                       /*!< Offset: 0x180 (R/W)
Interrupt Clear Pending Register
      uint32 t RESERVED3[24];
   IO uint32 t IABR[8];
                                       /*!< Offset: 0x200 (R/W)
Interrupt Active bit Register
      upt Accive Dic 113
uint32_t RESERVED4[56];
    IO uint8 t IP[240];
                                        /*!< Offset: 0x300 (R/W)
Interrupt Priority Register (8Bit wide) */
      uint32 t RESERVED5[644];
   O uint32 t STIR;
                                       /*!< Offset: 0xE00 ( /W)
                                      * /
Software Trigger Interrupt Register
NVIC Type;
/* Software Triggered Interrupt Register Definitions */
#define NVIC STIR INTID Pos
/*!< STIR: INTLINESNUM Position */</pre>
#define NVIC STIR INTID Msk
                                          (0x1FFUL <<
                       - /*!< STIR: INTLINESNUM Mask */
NVIC STIR INTID Pos)
/*@} end of group CMSIS NVIC */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS SCB System Control Block (SCB)
    \brief Type definitions for the System Control Block Registers
 @ {
 */
/** \brief Structure type to access the System Control Block (SCB).
typedef struct
                                       /*!< Offset: 0x000 (R/ ) CPUID
  I uint32 t CPUID;
Base Register
                                               * /
                                       /*!< Offset: 0x004 (R/W)
 IO uint32 t ICSR;
Interrupt Control and State Register
                                                     */
```

```
__IO uint32_t VTOR;
                                        /*!< Offset: 0x008 (R/W) Vector
Table Offset Register
  __IO uint32_t AIRCR;
                                         /*!< Offset: 0x00C (R/W)
Application Interrupt and Reset Control Register
  IO uint32 t SCR;
                                         /*!< Offset: 0x010 (R/W)
                                                                    System
Control Register
                                               * /
  IO uint32 t CCR;
                                         /*!< Offset: 0x014 (R/W)
Configuration Control Register
                                                      * /
  IO uint8 t SHP[12];
                                         /*!< Offset: 0x018 (R/W)
                                                                    System
Handlers Priority Registers (4-7, 8-11, 12-15) */
  __IO uint32_t SHCSR;
                                         /*! < Offset: 0x024 (R/W)
                                                                    System
Handler Control and State Register
  IO uint32 t CFSR;
                                         /*!< Offset: 0x028 (R/W)
Configurable Fault Status Register
                                                      * /
  IO uint32 t HFSR;
                                         /*!< Offset: 0x02C (R/W)</pre>
HardFault Status Register
                                                      * /
                                         /*!< Offset: 0x030 (R/W)
  __IO uint32_t DFSR;
                                                                    Debug
Fault Status Register
  IO uint32 t MMFAR;
                                         /*!< Offset: 0x034 (R/W)
MemManage Fault Address Register
                                                      * /
  IO uint32 t BFAR;
                                         /*!< Offset: 0x038 (R/W)
BusFault Address Register
                                                      */
                                         /*! < Offset: 0x03C (R/W)
 IO uint32 t AFSR;
Auxiliary Fault Status Register
                                                      * /
                                        /*!< Offset: 0x040 (R/)
  __I uint32_t PFR[2];
Processor Feature Register
                                                      * /
I uint32 t DFR;
                                         /*!< Offset: 0x048 (R/)
                                                                   Debuq
Feature Register
                                                * /
  I uint32 t ADR;
                                        /*!< Offset: 0x04C (R/)
Auxiliary Feature Register
                                                      * /
  I uint32 t MMFR[4];
                                         /*!< Offset: 0x050 (R/)
Model Feature Register
  I uint32 t ISAR[5];
                                         /*!< Offset: 0x060 (R/)
Instruction Set Attributes Register
                                                      * /
     uint32 t RESERVED0[5];
  __IO uint32_t CPACR;
                                         /*!< Offset: 0x088 (R/W)
Coprocessor Access Control Register
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB CPUID IMPLEMENTER Pos
                                           24
/*!< SCB CPUID: IMPLEMENTER Position */</pre>
#define SCB CPUID IMPLEMENTER Msk
                                           (0xFFUL <<
                                    /*!< SCB CPUID: IMPLEMENTER Mask */</pre>
SCB CPUID IMPLEMENTER Pos)
#define SCB_CPUID_VARIANT_Pos
/*!< SCB CPUID: VARIANT Position */</pre>
#define SCB CPUID VARIANT Msk
                                           (0xFUL <<
                                     /*!< SCB CPUID: VARIANT Mask */</pre>
SCB CPUID VARIANT Pos)
#define SCB CPUID ARCHITECTURE Pos
/*! < SCB CPUID: ARCHITECTURE Position */
#define SCB CPUID ARCHITECTURE Msk
                                           (0xFUL <<
                                     /*!< SCB CPUID: ARCHITECTURE Mask */</pre>
SCB CPUID ARCHITECTURE Pos)
#define SCB CPUID PARTNO Pos
/*!< SCB CPUID: PARTNO Position */</pre>
#define SCB CPUID PARTNO Msk
                                           (0xFFFUL <<
SCB CPUID PARTNO Pos)
                                  /*!< SCB CPUID: PARTNO Mask */</pre>
```

```
#define SCB CPUID REVISION Pos
/*!< SCB CPUID: REVISION Position */</pre>
#define SCB_CPUID_REVISION_Msk
                                            (0xFUL <<
SCB CPUID REVISION Pos)
                                     /*! < SCB CPUID: REVISION Mask */
/* SCB Interrupt Control State Register Definitions */
#define SCB ICSR NMIPENDSET Pos
/*!< SCB ICSR: NMIPENDSET Position */</pre>
#define SCB ICSR NMIPENDSET Msk
                                            (1UL <<
                                      (IUL << /r>
/*!< SCB ICSR: NMIPENDSET Mask */
SCB ICSR NMIPENDSET Pos)
#define SCB ICSR PENDSVSET Pos
                                            28
/*!< SCB ICSR: PENDSVSET Position */</pre>
#define SCB ICSR PENDSVSET Msk
                                            (1UL <<
SCB ICSR PENDSVSET Pos)
                                        /*!< SCB ICSR: PENDSVSET Mask */</pre>
#define SCB ICSR PENDSVCLR Pos
                                            27
/*! < SCB ICSR: PENDSVCLR Position */
#define SCB ICSR_PENDSVCLR_Msk
                                            (1UL <<
SCB ICSR PENDSVCLR Pos)
                                        /*!< SCB ICSR: PENDSVCLR Mask */</pre>
                                            2.6
#define SCB ICSR PENDSTSET Pos
/*!< SCB ICSR: PENDSTSET Position */</pre>
#define SCB ICSR PENDSTSET Msk
                                            (1UL <<
SCB ICSR PENDSTSET Pos)
                                       /*! < SCB ICSR: PENDSTSET Mask */
#define SCB ICSR PENDSTCLR Pos
                                            25
/*!< SCB ICSR: PENDSTCLR Position */</pre>
#define SCB ICSR PENDSTCLR Msk
                                            (1UL <<
                                        /*!< SCB ICSR: PENDSTCLR Mask */</pre>
SCB ICSR PENDSTCLR Pos)
#define SCB ICSR ISRPREEMPT Pos
                                            23
/*!< SCB ICSR: ISRPREEMPT Position */</pre>
#define SCB ICSR ISRPREEMPT Msk
                                            (1UL <<
SCB ICSR ISRPREEMPT Pos)
                                        /*!< SCB ICSR: ISRPREEMPT Mask */</pre>
#define SCB ICSR ISRPENDING Pos
                                            22
/*!< SCB ICSR: ISRPENDING Position */</pre>
                                            (1UL <<
#define SCB ICSR ISRPENDING Msk
                                       /*!< SCB ICSR: ISRPENDING Mask */</pre>
SCB ICSR ISRPENDING Pos)
#define SCB ICSR VECTPENDING Pos
/*!< SCB ICSR: VECTPENDING Position */</pre>
#define SCB ICSR VECTPENDING Msk
                                            (0x1FFUL <<
                              /*!< SCB ICSR: VECTPENDING Mask */
SCB ICSR VECTPENDING Pos)
#define SCB ICSR RETTOBASE Pos
                                            11
/*!< SCB ICSR: RETTOBASE Position */</pre>
#define SCB ICSR RETTOBASE Msk
                                            (1UL <<
SCB ICSR RETTOBASE Pos)
                                        /*! < SCB ICSR: RETTOBASE Mask */
#define SCB ICSR VECTACTIVE Pos
/*!< SCB ICSR: VECTACTIVE Position */</pre>
#define SCB_ICSR_VECTACTIVE_Msk
                                            (0x1FFUL <<
                                  /*!< SCB ICSR: VECTACTIVE Mask */</pre>
SCB ICSR VECTACTIVE Pos)
/* SCB Vector Table Offset Register Definitions */
#define SCB VTOR TBLOFF Pos
/*! < SCB VTOR: TBLOFF Position */
```

```
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB AIRCR VECTKEY Pos
/*!< SCB AIRCR: VECTKEY Position */</pre>
#define SCB AIRCR VECTKEY Msk
                                          (0xFFFFUL <<
                                 /*! < SCB AIRCR: VECTKEY Mask */
SCB AIRCR VECTKEY Pos)
#define SCB AIRCR VECTKEYSTAT Pos
/*! < SCB AIRCR: VECTKEYSTAT Position */
#define SCB AIRCR VECTKEYSTAT Msk (0xFFFFUL <<
SCB AIRCR VECTKEYSTAT Pos) /*! < SCB AIRCR: VECTKEYSTAT Mask */
#define SCB AIRCR ENDIANESS Pos
                                          15
/*!< SCB AIRCR: ENDIANESS Position */</pre>
#define SCB_AIRCR_ENDIANESS_Msk
                                          (1UL <<
                                      /*!< SCB AIRCR: ENDIANESS Mask */</pre>
SCB AIRCR ENDIANESS Pos)
#define SCB AIRCR PRIGROUP Pos
/*! < SCB AIRCR: PRIGROUP Position */
#define SCB AIRCR PRIGROUP_Msk
                                    (7UL << /r>
/*!< SCB AIRCR: PRIGROUP Mask */
SCB AIRCR PRIGROUP Pos)
#define SCB AIRCR SYSRESETREQ Pos
/*!< SCB AIRCR: SYSRESETREQ Position */</pre>
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB AIRCR SYSRESETREQ Pos) /*!< SCB AIRCR: SYSRESETREQ Mask
#define SCB AIRCR VECTCLRACTIVE Pos
/*! < SCB AIRCR: VECTCLRACTIVE Position */
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB AIRCR VECTCLRACTIVE Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask
#define SCB_AIRCR_VECTRESET_Pos
                                            0
/*!< SCB AIRCR: VECTRESET Position */
#define SCB_AIRCR_VECTRESET_Msk
                                          (1UL <<
                                      /*!< SCB AIRCR: VECTRESET Mask */</pre>
SCB AIRCR VECTRESET Pos)
/* SCB System Control Register Definitions */
#define SCB SCR SEVONPEND Pos
/*! < SCB SCR: SEVONPEND Position */
#define SCB SCR SEVONPEND Msk
                                         (1UL << SCB SCR SEVONPEND_Pos)
/*! < SCB SCR: SEVONPEND Mask */
#define SCB SCR SLEEPDEEP Pos
/*!< SCB SCR: SLEEPDEEP Position */</pre>
#define SCB SCR SLEEPDEEP Msk
                                         (1UL << SCB SCR SLEEPDEEP Pos)
/*!< SCB SCR: SLEEPDEEP Mask */</pre>
#define SCB SCR SLEEPONEXIT Pos
                                            1
/*! < SCB SCR: SLEEPONEXIT Position */
#define SCB SCR SLEEPONEXIT_Msk
                                         (1UL <<
                                      /*!< SCB SCR: SLEEPONEXIT Mask */</pre>
SCB SCR SLEEPONEXIT Pos)
/* SCB Configuration Control Register Definitions */
#define SCB CCR STKALIGN Pos
/*!< SCB CCR: STKALIGN Position */</pre>
```

```
#define SCB CCR STKALIGN Msk
                                     (1UL << SCB CCR STKALIGN Pos)
/*! < SCB CCR: STKALIGN Mask */
#define SCB_CCR_BFHFNMIGN_Pos
/*!< SCB CCR: BFHFNMIGN Position */</pre>
#define SCB CCR BFHFNMIGN Msk
                                     (1UL << SCB CCR BFHFNMIGN Pos)
/*! < SCB CCR: BFHFNMIGN Mask */
#define SCB CCR DIV_0_TRP_Pos
/*! < SCB CCR: DIV 0 TRP Position */
#define SCB CCR DIV 0 TRP Msk
                                     (1UL << SCB CCR DIV 0 TRP Pos)
/*! < SCB CCR: DIV_0_TRP Mask */
#define SCB CCR UNALIGN TRP Pos
/*! < SCB CCR: UNALIGN TRP Position */
                                   (1UL <<
#define SCB CCR USERSETMPEND Pos
/*! < SCB CCR: USERSETMPEND Position */
#define SCB CCR USERSETMPEND_Msk
                                    (1UL <<
SCB CCR USERSETMPEND Pos)
                                  /*! < SCB CCR: USERSETMPEND Mask */
#define SCB CCR NONBASETHRDENA Pos
/*!< SCB CCR: NONBASETHRDENA Position */</pre>
SCB_CCR_NONBASETHRDENA_Pos)
/* SCB System Handler Control and State Register Definitions */
#define SCB SHCSR USGFAULTENA Pos 18
/*! < SCB SHCSR: USGFAULTENA Position */
#define SCB_SHCSR_USGFAULTENA_Msk (1UL <<
SCB_SHCSR_USGFAULTENA_Pos) /*! < SCB_SHCSR: USGFAULTENA Mask
#define SCB SHCSR BUSFAULTENA Pos
/*! < SCB SHCSR: BUSFAULTENA Position */
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL <<
SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB_SHCSR: BUSFAULTENA_Mask
#define SCB SHCSR MEMFAULTENA Pos
                                      16
/*!< SCB SHCSR: MEMFAULTENA Position */</pre>
#define SCB_SHCSR SVCALLPENDED Pos
                                      15
/*!< SCB SHCSR: SVCALLPENDED Position */</pre>
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL <</pre>
SCB_SHCSR_SVCALLPENDED_Pos)
                                  /*! < SCB SHCSR: SVCALLPENDED Mask
*/
#define SCB SHCSR BUSFAULTPENDED Pos
/*! < SCB SHCSR: BUSFAULTPENDED Position */
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL <<</pre>
SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB_SHCSR: BUSFAULTPENDED
Mask */
```

```
#define SCB SHCSR MEMFAULTPENDED Pos
/*!< SCB SHCSR: MEMFAULTPENDED Position */</pre>
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL <</pre>
SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB_SHCSR: MEMFAULTPENDED
Mask */
#define SCB SHCSR USGFAULTPENDED Pos
/*! < SCB SHCSR: USGFAULTPENDED Position */
Mask */
#define SCB SHCSR SYSTICKACT Pos
                                       11
/*!< SCB SHCSR: SYSTICKACT Position */</pre>
#define SCB_SHCSR_SYSTICKACT_Msk
                                       (1UL <<
                                   /*!< SCB SHCSR: SYSTICKACT Mask */</pre>
SCB_SHCSR_SYSTICKACT_Pos)
#define SCB SHCSR PENDSVACT Pos
                                       10
/*!< SCB SHCSR: PENDSVACT Position */</pre>
#define SCB_SHCSR_PENDSVACT_Msk
                                       (1UL <<
SCB_SHCSR_PENDSVACT_Pos)
                                   /*! < SCB SHCSR: PENDSVACT Mask */
#define SCB SHCSR MONITORACT Pos
/*!< SCB SHCSR: MONITORACT Position */</pre>
#define SCB SHCSR MONITORACT Msk
                                      (1UL <<
                                   /*!< SCB SHCSR: MONITORACT Mask */</pre>
SCB SHCSR MONITORACT Pos)
#define SCB SHCSR SVCALLACT Pos
/*!< SCB SHCSR: SVCALLACT Position */</pre>
/*! SCB SHCSR: SVCALLACT_Msk (1UL << /r>
#define SCB_SHCSR_SVCALLACT_Msk (1UL << /r>
- CYCRITINGT Pos) /*! SCB SHCSR: SVCALLACT Mask */
#define SCB SHCSR USGFAULTACT Pos
/*! < SCB SHCSR: USGFAULTACT Position */
#define SCB_SHCSR_USGFAULTACT_Msk (1UL <<
SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB_SHCSR: USGFAULTACT_Mask
#define SCB SHCSR BUSFAULTACT Pos
                                        1
/*! < SCB SHCSR: BUSFAULTACT Position */
#define SCB SHCSR MEMFAULTACT Pos
                                         0
/*!< SCB SHCSR: MEMFAULTACT Position */</pre>
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL <<
                                   /*! < SCB SHCSR: MEMFAULTACT Mask
SCB SHCSR MEMFAULTACT Pos)
/* SCB Configurable Fault Status Registers Definitions */
#define SCB CFSR USGFAULTSR Pos 16
/*! < SCB CFSR: Usage Fault Status Register Position */
Register Mask */
#define SCB CFSR BUSFAULTSR Pos
/*! < SCB CFSR: Bus Fault Status Register Position */
```

```
Register Mask */
#define SCB CFSR MEMFAULTSR Pos
/*!< SCB CFSR: Memory Manage Fault Status Register Position */
Status Register Mask */
/* SCB Hard Fault Status Registers Definitions */
#define SCB HFSR DEBUGEVT Pos
/*!< SCB HFSR: DEBUGEVT Position */</pre>
#define SCB HFSR DEBUGEVT Msk
                                       (1UL << SCB HFSR DEBUGEVT Pos)
/*! < SCB HFSR: DEBUGEVT Mask */
#define SCB HFSR FORCED Pos
                                        30
/*! < SCB HFSR: FORCED Position */
#define SCB HFSR FORCED Msk
                                        (1UL << SCB HFSR FORCED Pos)
/*! < SCB HFSR: FORCED Mask */
#define SCB HFSR VECTTBL Pos
/*!< SCB HFSR: VECTTBL Position */
#define SCB HFSR VECTTBL Msk
                                       (1UL << SCB HFSR VECTTBL Pos)
/*!< SCB HFSR: VECTTBL Mask */</pre>
/\star SCB Debug Fault Status Register Definitions \star/
#define SCB DFSR EXTERNAL Pos
/*! < SCB DFSR: EXTERNAL Position */
#define SCB DFSR EXTERNAL Msk
                                       (1UL << SCB DFSR EXTERNAL Pos)
/*! < SCB DFSR: EXTERNAL Mask */
#define SCB DFSR VCATCH Pos
                                         3
/*! < SCB DFSR: VCATCH Position */
#define SCB DFSR VCATCH Msk
                                        (1UL << SCB DFSR VCATCH Pos)
/*!< SCB DFSR: VCATCH Mask */</pre>
#define SCB_DFSR_DWTTRAP_Pos
/*!< SCB DFSR: DWTTRAP Position */</pre>
#define SCB DFSR DWTTRAP Msk
                                       (1UL << SCB DFSR DWTTRAP Pos)
/*! < SCB DFSR: DWTTRAP Mask */
#define SCB DFSR BKPT Pos
/*! < SCB DFSR: BKPT Position */
#define SCB DFSR BKPT Msk
                                     (1UL << SCB DFSR BKPT Pos)
/*!< SCB DFSR: BKPT Mask */</pre>
#define SCB DFSR HALTED Pos
                                         0
/*!< SCB DFSR: HALTED Position */</pre>
#define SCB DFSR HALTED Msk
                                        (1UL << SCB DFSR HALTED Pos)
/*!< SCB DFSR: HALTED Mask */</pre>
/*@} end of group CMSIS SCB */
/** \ingroup CMSIS core register
   \defgroup CMSIS SCnSCB System Controls not in SCB (SCnSCB)
   \brief Type definitions for the System Control and ID Register
not in the SCB
 @ {
```

```
* /
/** \brief Structure type to access the System Control and ID Register
not in the SCB.
typedef struct
     uint32 t RESERVED0[1];
  I uint32 t ICTR;
                                    /*!< Offset: 0x004 (R/)
Interrupt Controller Type Register
                                   * /
 ___IO uint32_t ACTLR;
                                    /*!< Offset: 0x008 (R/W)
Auxiliary Control Register
} SCnSCB Type;
/* Interrupt Controller Type Register Definitions */
#define SCnSCB ICTR INTLINESNUM Pos 0
/*!< ICTR: INTLINESNUM Position */</pre>
#define SCnSCB_ICTR_INTLINESNUM Msk (0xFUL <<</pre>
SCnSCB ICTR INTLINESNUM Pos) /*!< ICTR: INTLINESNUM Mask */
/* Auxiliary Control Register Definitions */
#define SCnSCB ACTLR DISOOFP Pos
/*!< ACTLR: DISOOFP Position */</pre>
#define SCnSCB ACTLR DISFPCA Pos
/*!< ACTLR: DISFPCA Position */</pre>
                                 (1UL <<
#define SCnSCB ACTLR DISFPCA Msk
                        A_Msk (1UL <<
/*!< ACTLR: DISFPCA Mask */
SCnSCB ACTLR DISFPCA Pos)
#define SCnSCB ACTLR DISFOLD Pos
/*!< ACTLR: DISFOLD Position */</pre>
#define SCnSCB ACTLR DISFOLD Msk
                                      (1UL <<
SCnSCB ACTLR DISFOLD Pos)
                               /*! < ACTLR: DISFOLD Mask */
#define SCnSCB ACTLR DISDEFWBUF Pos
/*!< ACTLR: DISDEFWBUF Position */</pre>
#define SCnSCB ACTLR DISDEFWBUF Msk
                                     (1UL <<
#define SCnSCB ACTLR DISMCYCINT Pos
/*!< ACTLR: DISMCYCINT Position */</pre>
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL <<
SCnSCB_ACTLR_DISMCYCINT_Pos) /*!< ACTLR: DISMCYCINT Mask */
/*@} end of group CMSIS SCnotSCB */
/** \ingroup CMSIS core register
   \defgroup CMSIS SysTick System Tick Timer (SysTick)
   \brief Type definitions for the System Timer Registers.
 @ {
/** \brief Structure type to access the System Timer (SysTick).
typedef struct
```

```
__IO uint32_t CTRL;
                                       /*!< Offset: 0x000 (R/W)
SysTick Control and Status Register */
  __IO uint32_t LOAD;
                                        /*! < Offset: 0x004 (R/W)
SysTick Reload Value Register
  IO uint32 t VAL;
                                       /*!< Offset: 0x008 (R/W)
SysTick Current Value Register
                                       /*!< Offset: 0x00C (R/)
  I uint32 t CALIB;
SysTick Calibration Register
} SysTick Type;
/* SysTick Control / Status Register Definitions */
#define SysTick_CTRL_COUNTFLAG Pos
/*!< SysTick CTRL: COUNTFLAG Position */</pre>
#define SysTick_CTRL_COUNTFLAG_Msk
                                        (1UL <<
SysTick CTRL COUNTFLAG Pos)
                                     /*! < SysTick CTRL: COUNTFLAG Mask
* /
#define SysTick CTRL CLKSOURCE Pos
/*!< SysTick CTRL: CLKSOURCE Position */</pre>
#define SysTick_CTRL_CLKSOURCE_Msk
                                        (1UL <<
SysTick CTRL CLKSOURCE Pos)
                                     /*! < SysTick CTRL: CLKSOURCE Mask
#define SysTick CTRL TICKINT Pos
                                          1
/*!< SysTick CTRL: TICKINT Position */</pre>
#define SysTick CTRL TICKINT Msk
                                         (1UL <<
SysTick_CTRL_TICKINT Pos)
                                     /*!< SysTick CTRL: TICKINT Mask */</pre>
#define SysTick CTRL ENABLE Pos
/*!< SysTick CTRL: ENABLE Position */</pre>
#define SysTick CTRL ENABLE Msk
                                         (1UL <<
SysTick CTRL ENABLE Pos)
                                     /*! < SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick LOAD RELOAD Pos
/*!< SysTick LOAD: RELOAD Position */</pre>
#define SysTick_LOAD_RELOAD_Msk
                                          (0xFFFFFFUL <<
SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick VAL CURRENT Pos
/*!< SysTick VAL: CURRENT Position */
#define SysTick VAL CURRENT Msk
                                         (0xFFFFFFUL <<
SysTick VAL CURRENT Pos) /*! < SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick CALIB NOREF Pos
                                        31
/*!< SysTick CALIB: NOREF Position */</pre>
#define SysTick CALIB NOREF Msk
                                         (1UL <<
SysTick_CALIB_NOREF_Pos)
                                     /*!< SysTick CALIB: NOREF Mask */</pre>
#define SysTick CALIB SKEW Pos
                                          30
/*!< SysTick CALIB: SKEW Position */</pre>
#define SysTick CALIB SKEW Msk
                                         (1UL <<
                                    /*!< SysTick CALIB: SKEW Mask */
SysTick CALIB SKEW Pos)
#define SysTick CALIB TENMS Pos
                                           \cap
/*!< SysTick CALIB: TENMS Position */</pre>
#define SysTick CALIB TENMS Msk
                                         (0xfffffful <<
```

```
/*@} end of group CMSIS SysTick */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS ITM Instrumentation Trace Macrocell (ITM)
              Type definitions for the Instrumentation Trace Macrocell
(ITM)
 @ {
 */
/** \brief Structure type to access the Instrumentation Trace Macrocell
Register (ITM).
*/
typedef struct
   O union
                                          /*!< Offset: 0x000 ( /W)
     O uint8 t
                    u8;
                                                                     ITM
Stimulus Port 8-bit
     O uint16 t u16;
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM
Stimulus Port 16-bit
    O uint32 t u32;
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM
Stimulus Port 32-bit
 } PORT [32];
                                          /*!< Offset: 0x000 ( /W)
                                                                     ITM
Stimulus Port Registers
       uint32 t RESERVED0[864];
   IO uint32 t TER;
                                          /*! < Offset: 0xE00 (R/W)
                                                                     ITM
Trace Enable Register
      uint32 t RESERVED1[15];
   IO uint32 t TPR;
                                          /*!< Offset: 0xE40 (R/W)</pre>
                                                                     ITM
Trace Privilege Register
      uint32 t RESERVED2[15];
   IO uint32 t TCR;
                                          /*! < Offset: 0xE80 (R/W)
                                                                     ITM
Trace Control Register
      uint32 t RESERVED3[29];
   _O uint32_t IWR;
                                          /*!< Offset: 0xEF8 ( /W)</pre>
                                                                     ITM
Integration Write Register
  I uint32 t IRR;
                                          /*!< Offset: 0xEFC (R/ )</pre>
                                                                     ITM
Integration Read Register
  IO uint32 t IMCR;
                                          /*!< Offset: 0xF00 (R/W)</pre>
                                                                     ITM
Integration Mode Control Register
      uint32 t RESERVED4[43];
    O uint32 t LAR;
                                          /*! < Offset: 0xFB0 ( /W)
                                                                     ТТМ
Lock Access Register
   _I uint32_t LSR;
                                          /*! < Offset: 0xFB4 (R/)
                                                                     ITM
Lock Status Register
      uint32 t RESERVED5[6];
   I uint32 t PID4;
                                          /*!< Offset: 0xFD0 (R/)
                                                                     ITM
Peripheral Identification Register #4 */
   I uint32 t PID5;
                                          /*! < Offset: 0xFD4 (R/)
                                                                     ТТМ
Peripheral Identification Register #5 */
  I uint32 t PID6;
                                          /*! < Offset: 0xFD8 (R/)
                                                                     ITM
Peripheral Identification Register #6 */
   I uint32 t PID7;
                                          /*!< Offset: 0xFDC (R/ )</pre>
                                                                     ТТМ
Peripheral Identification Register #7 */
                                          /*!< Offset: 0xFE0 (R/ )</pre>
 I uint32 t PID0;
                                                                     ITM
Peripheral Identification Register #0 */
  I uint32 t PID1;
                                          /*!< Offset: 0xFE4 (R/ )</pre>
Peripheral Identification Register #1 */
```

```
I uint32 t PID2;
                                       /*!< Offset: 0xFE8 (R/ ) ITM</pre>
Peripheral Identification Register #2 */
                                        /*!< Offset: 0xFEC (R/ )</pre>
 I uint32 t PID3;
Peripheral Identification Register #3 */
                                        /*!< Offset: 0xFF0 (R/ )</pre>
  I uint32 t CID0;
                                                                 ТТМ
Component Identification Register #0 */
 I uint32 t CID1;
                                        /*!< Offset: 0xFF4 (R/ )</pre>
                                                                 ITM
Component Identification Register #1 */
 I uint32 t CID2;
                                        /*!< Offset: 0xFF8 (R/ ) ITM</pre>
Component Identification Register #2 */
 I uint32 t CID3;
                                        /*!< Offset: 0xFFC (R/ ) ITM</pre>
Component Identification Register #3 */
} ITM Type;
/* ITM Trace Privilege Register Definitions */
#define ITM_TPR_PRIVMASK_Pos
/* ITM Trace Control Register Definitions */
#define ITM TCR BUSY Pos
/*!< ITM TCR: BUSY Position */
                                         (1UL << ITM TCR_BUSY_Pos)
#define ITM TCR BUSY Msk
/*! < ITM TCR: BUSY Mask */
#define ITM TCR TraceBusID Pos
                                        16
/*!< ITM TCR: ATBID Position */
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */
#define ITM_TCR_GTSFREQ_Pos
                                         10
/*! < ITM TCR: Global timestamp frequency Position */
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)</pre>
/*! < ITM TCR: Global timestamp frequency Mask */
#define ITM_TCR_TSPrescale_Pos
/*!< ITM TCR: TSPrescale Position */
#define ITM_TCR_TSPrescale_Msk (3UL <<
TTM TCR TSPrescale Pos) /*!< ITM TCR: TSPrescale Mask */
#define ITM TCR SWOENA Pos
/*!< ITM TCR: SWOENA Position */
#define ITM TCR SWOENA Msk
                                        (1UL << ITM TCR SWOENA Pos)
/*! < ITM TCR: SWOENA Mask */
#define ITM TCR DWTENA Pos
/*! < ITM TCR: DWTENA Position */
#define ITM TCR DWTENA Msk
                                       (1UL << ITM TCR DWTENA Pos)
/*!< ITM TCR: DWTENA Mask */</pre>
#define ITM TCR SYNCENA Pos
/*!< ITM TCR: SYNCENA Position */</pre>
#define ITM_TCR_SYNCENA_Msk
                                         (1UL << ITM TCR SYNCENA Pos)
/*! < ITM TCR: SYNCENA Mask */
#define ITM TCR TSENA Pos
                                          1
/*!< ITM TCR: TSENA Position */</pre>
#define ITM TCR TSENA Msk
                                       (1UL << ITM TCR TSENA Pos)
/*!< ITM TCR: TSENA Mask */</pre>
```

```
#define ITM TCR ITMENA Pos
/*!< ITM TCR: ITM Enable bit Position */</pre>
#define ITM TCR ITMENA Msk
                                          (1UL << ITM TCR ITMENA Pos)
/*!< ITM TCR: ITM Enable bit Mask */</pre>
/* ITM Integration Write Register Definitions */
#define ITM IWR ATVALIDM Pos
/*!< ITM IWR: ATVALIDM Position */
#define ITM IWR ATVALIDM Msk
                                         (1UL << ITM IWR ATVALIDM Pos)
/*! < ITM IWR: ATVALIDM Mask */
/* ITM Integration Read Register Definitions */
#define ITM IRR ATREADYM Pos 0
/*!< ITM IRR: ATREADYM Position */
#define ITM IRR ATREADYM Msk
                                         (1UL << ITM IRR ATREADYM Pos)
/*!< ITM IRR: ATREADYM Mask */</pre>
/* ITM Integration Mode Control Register Definitions */
#define ITM_IMCR_INTEGRATION_Msk
                                     /*!< ITM IMCR: INTEGRATION Mask */</pre>
ITM IMCR INTEGRATION Pos)
/* ITM Lock Status Register Definitions */
#define ITM LSR ByteAcc Pos
/*!< ITM LSR: ByteAcc Position */</pre>
#define ITM LSR ByteAcc Msk
                                          (1UL << ITM LSR ByteAcc Pos)
/*!< ITM LSR: ByteAcc Mask */</pre>
#define ITM LSR Access Pos
                                           1
/*!< ITM LSR: Access Position */</pre>
#define ITM LSR Access Msk
                                         (1UL << ITM LSR Access Pos)
/*!< ITM LSR: Access Mask */
                                          0
#define ITM LSR Present Pos
/*!< ITM LSR: Present Position */</pre>
#define ITM_LSR_Present_Msk
                                        (1UL << ITM LSR Present Pos)
/*!< ITM LSR: Present Mask */</pre>
/*@}*/ /* end of group CMSIS ITM */
/** \ingroup CMSIS_core_register
    \defgroup CMSIS DWT Data Watchpoint and Trace (DWT)
    \brief Type definitions for the Data Watchpoint and Trace (DWT)
 @ {
 */
/** \brief Structure type to access the Data Watchpoint and Trace
Register (DWT).
*/
typedef struct
   IO uint32 t CTRL;
                                        /*!< Offset: 0x000 (R/W)
Control Register
                                       /*!< Offset: 0x004 (R/W) Cycle
 IO uint32 t CYCCNT;
Count Register
  IO uint32 t CPICNT;
                                       /*!< Offset: 0x008 (R/W) CPI
Count Register
```

```
/*!< Offset: 0x00C (R/W)
  __IO uint32_t EXCCNT;
Exception Overhead Count Register
  __IO uint32_t SLEEPCNT;
                                          /*!< Offset: 0x010 (R/W)
Count Register
  IO uint32 t LSUCNT;
                                          /*! < Offset: 0x014 (R/W)
                                                                    LSU
Count Register
                                          /*!< Offset: 0x018 (R/W)
  IO uint32 t FOLDCNT;
Folded-instruction Count Register
                                          * /
                                          /*!< Offset: 0x01C (R/ )</pre>
  I uint32 t PCSR;
                                          */
Program Counter Sample Register
 IO uint32 t COMP0;
                                          /*! < Offset: 0x020 (R/W)
Comparator Register 0
  IO uint32 t MASK0;
                                          /*! < Offset: 0x024 (R/W)
                                                                    Mask
Register 0
                                          /*!< Offset: 0x028 (R/W)
  IO uint32 t FUNCTION0;
Function Register 0
      uint32 t RESERVED0[1];
   IO uint32 t COMP1;
                                          /*!< Offset: 0x030 (R/W)
Comparator Register 1
                                          /*! < Offset: 0x034 (R/W)
 IO uint32 t MASK1;
Register 1
 IO uint32 t FUNCTION1;
                                          /*! < Offset: 0x038 (R/W)
Function Register 1
      uint32 t RESERVED1[1];
  IO uint32 t COMP2;
                                          /*!< Offset: 0x040 (R/W)
Comparator Register 2
                                          /*! < Offset: 0x044 (R/W) Mask
 IO uint32 t MASK2;
Register 2
  IO uint32 t FUNCTION2;
                                          /*!< Offset: 0x048 (R/W)
Function Register 2
     uint32 t RESERVED2[1];
   IO uint32 t COMP3;
                                          /*!< Offset: 0x050 (R/W)
Comparator Register 3
                                          /*! < Offset: 0x054 (R/W) Mask
 IO uint32 t MASK3;
Register 3
  IO uint32 t FUNCTION3;
                                          /*! < Offset: 0x058 (R/W)
Function Register 3
} DWT_Type;
/* DWT Control Register Definitions */
#define DWT CTRL NUMCOMP Pos
                                            28
/*!< DWT CTRL: NUMCOMP Position */</pre>
#define DWT CTRL NUMCOMP Msk
                                            (0xFUL <<
                                  /*!< DWT CTRL: NUMCOMP Mask */</pre>
DWT CTRL NUMCOMP Pos)
#define DWT CTRL NOTRCPKT Pos
                                            27
/*!< DWT CTRL: NOTRCPKT Position */</pre>
#define DWT CTRL NOTRCPKT Msk
                                            (0x1UL <<
DWT CTRL NOTRCPKT Pos)
                                 /*! < DWT CTRL: NOTRCPKT Mask */
#define DWT CTRL NOEXTTRIG Pos
                                            26
/*!< DWT CTRL: NOEXTTRIG Position */</pre>
#define DWT CTRL NOEXTTRIG Msk
                                           (0x1UL <<
DWT CTRL NOEXTTRIG Pos)
                                  /*! < DWT CTRL: NOEXTTRIG Mask */
#define DWT CTRL NOCYCCNT Pos
                                            2.5
/*!< DWT CTRL: NOCYCCNT Position */</pre>
#define DWT CTRL NOCYCCNT Msk
                                           (0x1UL <<
                                 /*! < DWT CTRL: NOCYCCNT Mask */
DWT CTRL NOCYCCNT Pos)
```

```
#define DWT CTRL NOPRFCNT Pos
                                         24
/*!< DWT CTRL: NOPRFCNT Position */
#define DWT_CTRL_NOPRFCNT_Msk
                                          (0x1UL <<
DWT CTRL NOPRFCNT Pos)
                                /*! < DWT CTRL: NOPRFCNT Mask */
#define DWT_CTRL_CYCEVTENA_Pos
                                          22
/*!< DWT CTRL: CYCEVTENA Position */</pre>
#define DWT CTRL CYCEVTENA Msk
                                         (0x1UL <<
                                /*! < DWT CTRL: CYCEVTENA Mask */
DWT CTRL CYCEVTENA Pos)
#define DWT CTRL FOLDEVTENA Pos
                                          21
/*!< DWT CTRL: FOLDEVTENA Position */</pre>
#define DWT CTRL_FOLDEVTENA_Msk
                                          (0x1UL <<
                               /*! < DWT CTRL: FOLDEVTENA Mask */
DWT CTRL FOLDEVTENA Pos)
#define DWT CTRL LSUEVTENA Pos
                                          20
/*!< DWT CTRL: LSUEVTENA Position */</pre>
/*!< DWT CTKL: LSULVIENA_Msk (UXIUL \\
---- TOURTUTENA POS) /*!< DWT CTRL: LSUEVIENA Mask */
#define DWT_CTRL_SLEEPEVTENA Pos
                                          19
/*!< DWT CTRL: SLEEPEVTENA Position */
#define DWT CTRL SLEEPEVTENA Msk
                                         (0x1UL <<
DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */</pre>
#define DWT CTRL EXCEVTENA Pos
                                          18
/*!< DWT CTRL: EXCEVTENA Position */</pre>
#define DWT CTRL CPIEVTENA Pos
                                         17
#define DWT CTRL EXCTRCENA Pos
                                          16
/*!< DWT CTRL: EXCTRCENA Position */</pre>
#define DWT_CTRL_EXCTRCENA_Msk
                                         (0x1UL <<
                                /*! < DWT CTRL: EXCTRCENA Mask */
DWT CTRL EXCTRCENA Pos)
#define DWT CTRL PCSAMPLENA Pos
                                          12
/*!< DWT CTRL: PCSAMPLENA Position */</pre>
#define DWT CTRL PCSAMPLENA Msk
                                          (0x1UL <<
DWT CTRL PCSAMPLENA Pos) /*!< DWT CTRL: PCSAMPLENA Mask */
#define DWT_CTRL_SYNCTAP_Pos
                                          10
/*!< DWT CTRL: SYNCTAP Position */</pre>
#define DWT_CTRL_SYNCTAP_Msk (UX301 \\
---- GYNCTAP_Pos) /*!< DWT_CTRL: SYNCTAP_Mask */
#define DWT CTRL CYCTAP Pos
/*!< DWT CTRL: CYCTAP Position */</pre>
#define DWT CTRL CYCTAP Msk
                                         (0x1UL << DWT CTRL CYCTAP Pos)
/*!< DWT CTRL: CYCTAP Mask */</pre>
#define DWT_CTRL_POSTINIT_POS
/*!< DWT CTRL: POSTINIT Position */
". COLD DWT CTRL POSTINIT Msk (0xFUL <</pre>
                        /*!< DWT CTRL: POSTINIT Mask */</pre>
DWT CTRL POSTINIT Pos)
```

```
#define DWT CTRL POSTPRESET Pos
/*!< DWT CTRL: POSTPRESET Position */
                                   (0xFUL <<
#define DWT CTRL CYCCNTENA Pos
/*!< DWT CTRL: CYCCNTENA Position */</pre>
#define DWT CTRL CYCCNTENA Msk
                                      (0x1UL <<
                              /*! < DWT CTRL: CYCCNTENA Mask */
DWT CTRL CYCCNTENA Pos)
/* DWT CPI Count Register Definitions */
#define DWT CPICNT CPICNT Pos
/*!< DWT CPICNT: CPICNT Position */</pre>
#define DWT_CPICNT_CPICNT_Msk
DWT_CPICNT_CPICNT_Pos) /*!< DWT CPICNT: CPICNT Mask */</pre>
DWT CPICNT CPICNT Pos)
/* DWT Exception Overhead Count Register Definitions */
#define DWT EXCCNT EXCCNT Pos
#define DWT_EXCENT_EXCENT_ISS
/*!< DWT EXCENT: EXCENT Position */
/* DWT Sleep Count Register Definitions */
#define DWT SLEEPCNT SLEEPCNT Pos
/*!< DWT SLEEPCNT: SLEEPCNT Position */</pre>
#define DWT SLEEPCNT_SLEEPCNT_Msk (0xfful <<</pre>
DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT SLEEPCNT: SLEEPCNT Mask */</pre>
/* DWT LSU Count Register Definitions */
#define DWT LSUCNT LSUCNT Pos
/*! < DWT LSUCNT: LSUCNT Position */
/* DWT Folded-instruction Count Register Definitions */
#define DWT FOLDCNT FOLDCNT Pos
/*!< DWT FOLDCNT: FOLDCNT Position */</pre>
#define DWT_FOLDCNT_FOLDCNT_Msk
                                       (0xFFUL <<
/* DWT Comparator Mask Register Definitions */
#define DWT MASK MASK Pos
/*!< DWT MASK: MASK Position */
                                 (0x1FUL << DWT_MASK_MASK_Pos)
#define DWT MASK MASK Msk
/*!< DWT MASK: MASK Mask */
/* DWT Comparator Function Register Definitions */
#define DWT FUNCTION MATCHED Pos 24
/*!< DWT FUNCTION: MATCHED Position */
#define DWT_FUNCTION_MATCHED_Msk (0x1UL <<
DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */</pre>
#define DWT FUNCTION DATAVADDR1 Pos
                                      16
/*!< DWT FUNCTION: DATAVADDR1 Position */
#define DWT_FUNCTION_DATAVADDR1_Msk (0xFul <</pre>
DWT FUNCTION DATAVADDR1 Pos) /*! < DWT FUNCTION: DATAVADDR1 Mask */
#define DWT FUNCTION DATAVADDRO Pos
/*!< DWT FUNCTION: DATAVADDR0 Position */</pre>
```

```
#define DWT FUNCTION DATAVADDRO Msk (0xFUL <<
#define DWT FUNCTION DATAVSIZE Pos
/*!< DWT FUNCTION: DATAVSIZE Position */</pre>
#define DWT FUNCTION DATAVSIZE Msk (0x3uL <<</pre>
#define DWT FUNCTION LNK1ENA Pos
/*! < DWT FUNCTION: LNK1ENA Position */
#define DWT FUNCTION DATAVMATCH Pos
/*!< DWT FUNCTION: DATAVMATCH Position */
#define DWT FUNCTION DATAVMATCH Msk (0x1UL <<
DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */</pre>
#define DWT FUNCTION CYCMATCH Pos
/*! < DWT FUNCTION: CYCMATCH Position */
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL <<
DWT FUNCTION CYCMATCH Pos) /*! < DWT FUNCTION: CYCMATCH Mask */
#define DWT FUNCTION EMITRANGE Pos
/*!< DWT FUNCTION: EMITRANGE Position */</pre>
#define DWT FUNCTION EMITRANGE Msk (0x1UL <<
DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */
#define DWT FUNCTION FUNCTION Pos
/*! < DWT FUNCTION: FUNCTION Position */
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL <</pre>
DWT FUNCTION FUNCTION Pos) /*! < DWT FUNCTION: FUNCTION Mask */
/*@}*/ /* end of group CMSIS DWT */
/** \ingroup CMSIS_core_register
   \brief Type definitions for the Trace Port Interface (TPI)
 @ {
/** \brief Structure type to access the Trace Port Interface Register
(TPI).
* /
typedef struct
                                 /*!< Offset: 0x000 (R/)
  IO uint32 t SSPSR;
                                  */
Supported Parallel Port Size Register
 IO uint32 t CSPSR;
                                 /*!< Offset: 0x004 (R/W)
Current Parallel Port Size Register */
     uint32_t RESERVED0[2];
  IO uint32 t ACPR;
                                  /*!< Offset: 0x010 (R/W)
Asynchronous Clock Prescaler Register */
     uint32 t RESERVED1[55];
   IO uint32 t SPPR;
                                  /*! < Offset: 0x0F0 (R/W)
Selected Pin Protocol Register */
     uint32 t RESERVED2[131];
                                 /*!< Offset: 0x300 (R/)
  I uint32 t FFSR;
Formatter and Flush Status Register */
```

```
__IO uint32_t FFCR;
                                     /*!< Offset: 0x304 (R/W)
Formatter and Flush Control Register */
  I uint32 t FSCR;
                                     /*!< Offset: 0x308 (R/)
Formatter Synchronization Counter Register */
     uint32 t RESERVED3[759];
   I uint32 t TRIGGER;
                                    /*!< Offset: 0xEE8 (R/ )</pre>
TRIGGER */
                              /*! < Offset: OxEEC (R/)
  I uint32 t FIF00;
Integration ETM Data */
  I uint32 t ITATBCTR2;
                                    /*!< Offset: 0xEF0 (R/ )</pre>
ITATBCTR2 */
      uint32 t RESERVED4[1];
   uint32_t KESEKVED4[1]
_I uint32_t ITATBCTR0;
                                    /*!< Offset: 0xEF8 (R/ )</pre>
ITATBCTR0 */
  I uint32 t FIF01;
                                    /*!< Offset: 0xEFC (R/ )</pre>
Integration ITM Data */
  __IO uint32 t ITCTRL;
                                    /*! < Offset: 0xF00 (R/W)
Integration Mode Control */
     uint32 t RESERVED5[39];
  IO uint32 t CLAIMSET;
                                     /*! < Offset: 0xFA0 (R/W) Claim
tag set */
                                    /*! < Offset: 0xFA4 (R/W) Claim
IO uint32 t CLAIMCLR;
tag clear */
     uint32 t RESERVED7[8];
  I uint32 t DEVID;
                                   /*!< Offset: 0xFC8 (R/ )</pre>
TPIU DEVID */
I uint32 t DEVTYPE;
                             /*!< Offset: 0xFCC (R/ )</pre>
TPIU DEVTYPE */
} TPI Type;
/* TPI Asynchronous Clock Prescaler Register Definitions */
#define TPI ACPR PRESCALER Pos 0
/*!< TPI ACPR: PRESCALER Position */</pre>
#define TPI ACPR PRESCALER Msk
                                       (0x1FFFUL <<
/* TPI Selected Pin Protocol Register Definitions */
#define TPI_SPPR_TXMODE_Pos
/*!< TPI SPPR: TXMODE Position */</pre>
#define TPI_SPPR_TXMODE_Msk
/*!< TPI SPPR: TXMODE Mask */</pre>
                                     (0x3UL << TPI SPPR TXMODE Pos)
/* TPI Formatter and Flush Status Register Definitions */
#define TPI FFSR FtNonStop Pos
/*! < TPI FFSR: FtNonStop Position */
#define TPI FFSR TCPresent Pos
                                        2
/*!< TPI FFSR: TCPresent Position */</pre>
#define TPI FFSR_TCPresent_Msk
                                       (0x1UL <<
                              /*!< TPI FFSR: TCPresent Mask */</pre>
TPI FFSR TCPresent Pos)
#define TPI FFSR FtStopped Pos
/*!< TPI FFSR: FtStopped Position */</pre>
#define TPI FFSR FlInProg Pos
/*!< TPI FFSR: FlInProg Position */</pre>
```

```
/* TPI Formatter and Flush Control Register Definitions */
#define TPI FFCR TrigIn Pos
/*!< TPI FFCR: TrigIn Position */</pre>
#define TPI FFCR TrigIn Msk
                                      (0x1UL << TPI FFCR TrigIn Pos)
/*!< TPI FFCR: TrigIn Mask */</pre>
#define TPI FFCR EnFCont Pos
/*! < TPI FFCR: EnFCont Position */
#define TPI_FFCR_EnFCont_Msk
                                        (0x1UL <<
                              /*!< TPI FFCR: EnFCont Mask */</pre>
TPI FFCR EnFCont Pos)
/* TPI TRIGGER Register Definitions */
#define TPI TRIGGER TRIGGER Pos
/*!< TPI TRIGGER: TRIGGER Position */</pre>
/* TPI Integration ETM Data Register Definitions (FIFO0) */
#define TPI FIFOO ITM ATVALID Pos
/*!< TPI FIFOO: ITM ATVALID Position */</pre>
#define TPI FIFOO ITM ATVALID Msk
                                       (0x3UL <<
TPI FIFO0 ITM ATVALID Pos) /*! < TPI FIFO0: ITM ATVALID Mask */
#define TPI FIFO0 ITM bytecount Pos
/*!< TPI FIFO0: ITM bytecount Position */</pre>
#define TPI FIFO0 ITM bytecount Msk (0x3UL <<</pre>
TPI FIF00 ITM bytecount Pos) /*! TPI FIF00: ITM bytecount Mask */
#define TPI FIFOO ETM ATVALID Pos
                                        26
/*! < TPI FIFOO: ETM ATVALID Position */
#define TPI FIFOO ETM ATVALID Msk
                                        (0x3UL <<
                            /*!< TPI FIFOO: ETM ATVALID Mask */
TPI FIFOO ETM ATVALID Pos)
#define TPI FIFO0 ETM bytecount Pos
/*!< TPI FIFO0: ETM_bytecount Position */</pre>
#define TPI_FIF00_ETM_bytecount_Msk (0x3UL <</pre>
TPI_FIF00_ETM_bytecount_Pos) /*!< TPI FIF00: ETM_bytecount Mask */</pre>
#define TPI FIFO0 ETM2 Pos
                                        16
/*!< TPI FIFO0: ETM2 Position */</pre>
#define TPI FIFO0 ETM2 Msk
                                        (0xFFUL << TPI FIFO0 ETM2 Pos)
/*! TPI FIFOO: ETM2 Mask */
#define TPI FIFO0 ETM1 Pos
/*! < TPI FIFOO: ETM1 Position */
#define TPI FIFO0 ETM1 Msk
                                       (0xFFUL << TPI FIFO0 ETM1 Pos)
/*!< TPI FIFO0: ETM1 Mask */</pre>
#define TPI FIFO0 ETM0 Pos
/*! TPI FIFOO: ETMO Position */
#define TPI FIFO0 ETM0 Msk
                                        (0xFFUL << TPI FIFO0 ETM0 Pos)
/*! TPI FIFOO: ETMO Mask */
/* TPI ITATBCTR2 Register Definitions */
#define TPI ITATBCTR2 ATREADY Pos
/*!< TPI ITATBCTR2: ATREADY Position */
```

```
(0x1UL <<
#define TPI_ITATBCTR2_ATREADY_Msk
TPI ITATBCTR2 ATREADY Pos) /*!< TPI ITATBCTR2: ATREADY Mask */
/* TPI Integration ITM Data Register Definitions (FIFO1) */
#define TPI FIFO1 ITM ATVALID Pos
/*!< TPI FIFO1: ITM ATVALID Position */</pre>
#define TPI FIFO1 ITM ATVALID Msk
                                        (0x3UL <<
TPI_FIF01_ITM_ATVALID_Pos) /*!< TPI FIF01: ITM ATVALID Mask */</pre>
#define TPI FIFO1 ITM bytecount Pos
/*! < TPI FIFO1: ITM bytecount Position */
#define TPI FIF01 ITM bytecount Msk (0x3UL <<</pre>
TPI FIF01 ITM bytecount Pos) /*!< TPI FIF01: ITM bytecount Mask */
#define TPI FIFO1 ETM ATVALID Pos
                                         26
/*!< TPI FIFO1: ETM ATVALID Position */</pre>
#define TPI FIFO1 ETM ATVALID Msk
                                         (0x3UL <<
                             /*!< TPI FIFO1: ETM ATVALID Mask */
TPI FIFO1 ETM ATVALID Pos)
#define TPI FIFO1 ETM bytecount Pos
/*!< TPI FIFO1: ETM bytecount Position */</pre>
#define TPI FIFO1 ETM bytecount Msk
                                        (0x3UL <<
#define TPI FIFO1 ITM2 Pos
                                         16
/*!< TPI FIFO1: ITM2 Position */
#define TPI FIFO1 ITM2 Msk
                                         (0xFFUL << TPI FIFO1 ITM2 Pos)
/*!< TPI FIFO1: ITM2 Mask */</pre>
#define TPI FIF01 ITM1 Pos
/*! TPI FIFO1: ITM1 Position */
#define TPI FIFO1 ITM1 Msk
                                         (0xFFUL << TPI FIFO1 ITM1 Pos)
/*!< TPI FIFO1: ITM1 Mask */</pre>
#define TPI FIFO1 ITMO Pos
/*!< TPI FIFO1: ITMO Position */</pre>
#define TPI FIFO1 ITMO Msk
                                         (0xFFUL << TPI FIFO1 ITMO Pos)
/*! TPI FIFO1: ITMO Mask */
/* TPI ITATBCTR0 Register Definitions */
#define TPI ITATBCTR0 ATREADY Pos
/*!< TPI ITATBCTR0: ATREADY Position */</pre>
#define TPI ITATBCTR0 ATREADY Msk
                                         (0x1UL <<
TPI ITATBCTRO ATREADY Pos) /*!< TPI ITATBCTRO: ATREADY Mask */
/* TPI Integration Mode Control Register Definitions */
#define TPI ITCTRL Mode Pos
/*!< TPI ITCTRL: Mode Position */</pre>
#define TPI ITCTRL Mode Msk
                                       (0x1UL << TPI ITCTRL Mode Pos)
/*!< TPI ITCTRL: Mode Mask */</pre>
/* TPI DEVID Register Definitions */
#define TPI DEVID NRZVALID Pos
                                         11
/*!< TPI DEVID: NRZVALID Position */</pre>
#define TPI DEVID NRZVALID Msk
                                        (0x1UL <<
                               /*!< TPI DEVID: NRZVALID Mask */</pre>
TPI DEVID NRZVALID Pos)
#define TPI DEVID MANCVALID Pos
                                         10
/*!< TPI DEVID: MANCVALID Position */</pre>
```

```
#define TPI DEVID PTINVALID Pos
/*!< TPI DEVID: PTINVALID Position */</pre>
#define TPI_DEVID_PTINVALID Msk
                                    (0x1UL <<
TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */
#define TPI DEVID MinBufSz Pos
/*! < TPI DEVID: MinBufSz Position */
#define TPI_DEVID_MinBufSz_Msk (0x7UL <<
TPI DEVID MinBufSz Pos) /*!< TPI DEVID: MinBufSz Mask */
TPI_DEVID_MinBufSz_Pos)
#define TPI DEVID AsynClkIn Pos
/*!< TPI DEVID: AsynClkIn Position */</pre>
#define TPI_DEVID_AsynClkIn_Msk (0x1UL <<
TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */</pre>
#define TPI DEVID NrTraceInput Pos
/*!< TPI DEVID: NrTraceInput Position */</pre>
#define TPI DEVID NrTraceInput Msk (0x1FUL <<</pre>
/* TPI DEVTYPE Register Definitions */
#define TPI DEVTYPE SubType Pos
/*!< TPI DEVTYPE: SubType Position */</pre>
#define TPI DEVTYPE MajorType Pos
/*!< TPI DEVTYPE: MajorType Position */</pre>
#define TPI_DEVTYPE_MajorType_Msk (0xFUL <<
/*@}*/ /* end of group CMSIS TPI */
#if (__MPU_PRESENT == 1)
/** \ingroup CMSIS core register
   \defgroup CMSIS MPU Memory Protection Unit (MPU)
   \brief Type definitions for the Memory Protection Unit (MPU)
 @ {
/** \brief Structure type to access the Memory Protection Unit (MPU).
* /
typedef struct
                                  /*!< Offset: 0x000 (R/ ) MPU
  I uint32 t TYPE;
Type Register
 IO uint32 t CTRL;
                                  /*! < Offset: 0x004 (R/W) MPU
                                    */
Control Register
                                  /*!< Offset: 0x008 (R/W) MPU
 __IO uint32_t RNR;
Region RNRber Register
__IO uint32_t RBAR;
                                     * /
                                  /*! < Offset: 0x00C (R/W) MPU
Region Base Address Register
__IO uint32_t RASR;
                                    * /
                                  /*!< Offset: 0x010 (R/W) MPU
Region Attribute and Size Register */
__IO uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU
Alias 1 Region Base Address Register */
```

```
__IO uint32_t RASR_A1;
                                     /*!< Offset: 0x018 (R/W) MPU
Alias 1 Region Attribute and Size Register */
  __IO uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU
Alias 2 Region Attribute and Size Register */
  IO uint32 t RBAR A3; /*! < Offset: 0x024 (R/W) MPU
                                     */
Alias 3 Region Base Address Register
  __IO uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU
Alias 3 Region Attribute and Size Register */
} MPU Type;
/* MPU Type Register */
#define MPU TYPE IREGION Pos
                                       16
/*!< MPU TYPE: IREGION Position */
/*! MPU TYPE IREGION Msk (UXFFUL \\
- TOROTON DOS) /*! MPU TYPE: IREGION Mask */
#define MPU TYPE DREGION Pos
/*!< MPU TYPE: DREGION Position */
#define MPU TYPE DREGION Msk
                                       (0xFFUL <<
MPU TYPE DREGION Pos)
                                /*! < MPU TYPE: DREGION Mask */
#define MPU TYPE SEPARATE Pos
/*!< MPU TYPE: SEPARATE Position */</pre>
#define MPU TYPE SEPARATE Msk
                                      (1UL << MPU TYPE SEPARATE Pos)
/*!< MPU TYPE: SEPARATE Mask */</pre>
/* MPU Control Register */
#define MPU CTRL PRIVDEFENA Pos
                                        2
/*! < MPU CTRL: PRIVDEFENA Position */
#define MPU CTRL PRIVDEFENA Msk
                                  (1UL << /r>
/*!< MPU CTRL: PRIVDEFENA Mask */
MPU CTRL PRIVDEFENA Pos)
#define MPU CTRL HFNMIENA Pos
/*!< MPU CTRL: HFNMIENA Position */</pre>
#define MPU CTRL HFNMIENA Msk
                                       (1UL << MPU CTRL HFNMIENA Pos)
/*!< MPU CTRL: HFNMIENA Mask */</pre>
#define MPU CTRL ENABLE Pos
                                        Ω
/*! < MPU CTRL: ENABLE Position */
#define MPU CTRL ENABLE Msk
                                      (1UL << MPU CTRL ENABLE Pos)
/*! < MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU_RNR_REGION_Pos
/*! < MPU RNR: REGION Position */
#define MPU RNR REGION Msk
                                       (0xFFUL << MPU RNR REGION Pos)
/*! < MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU RBAR ADDR Pos
#define Mru_rdan_appn_100

/*! MPU RBAR: ADDR Position */
#define MPU RBAR VALID Pos
/*!< MPU RBAR: VALID Position */</pre>
#define MPU RBAR VALID Msk
                                      (1UL << MPU RBAR VALID Pos)
/*!< MPU RBAR: VALID Mask */</pre>
```

```
#define MPU RBAR REGION Pos
/*!< MPU RBAR: REGION Position */</pre>
#define MPU RBAR REGION Msk
                                           (0xFUL << MPU RBAR REGION Pos)
/*!< MPU RBAR: REGION Mask */</pre>
/* MPU Region Attribute and Size Register */
#define MPU RASR ATTRS Pos
/*! < MPU RASR: MPU Region Attribute field Position */
#define MPU_RASR_ATTRS_Msk
                                            (0xFFFFUL <<
MPU RASR ATTRS_Pos)
                                 /*! < MPU RASR: MPU Region Attribute
field Mask */
                                             2.8
#define MPU RASR XN Pos
/*!< MPU RASR: ATTRS.XN Position */</pre>
#define MPU RASR XN Msk
                                            (1UL << MPU RASR XN Pos)
/*!< MPU RASR: ATTRS.XN Mask */</pre>
#define MPU RASR AP Pos
                                            24
/*!< MPU RASR: ATTRS.AP Position */</pre>
                                            (0x7UL << MPU RASR AP Pos)
#define MPU RASR AP Msk
/*! < MPU RASR: ATTRS.AP Mask */
#define MPU RASR TEX Pos
                                            19
/*!< MPU RASR: ATTRS.TEX Position */</pre>
#define MPU RASR TEX Msk
                                            (0x7UL << MPU RASR TEX Pos)
/*!< MPU RASR: ATTRS.TEX Mask */</pre>
#define MPU RASR S Pos
                                            18
/*! < MPU RASR: ATTRS.S Position */
#define MPU RASR S Msk
                                            (1UL << MPU RASR S Pos)
/*! < MPU RASR: ATTRS.S Mask */
#define MPU RASR C Pos
                                            17
/*!< MPU RASR: ATTRS.C Position */</pre>
#define MPU RASR C Msk
                                            (1UL << MPU RASR C Pos)
/*!< MPU RASR: ATTRS.C Mask */</pre>
#define MPU RASR B Pos
                                            16
/*!< MPU RASR: ATTRS.B Position */</pre>
#define MPU RASR B Msk
                                            (1UL << MPU RASR B Pos)
/*! < MPU RASR: ATTRS.B Mask */
#define MPU RASR SRD Pos
/*! < MPU RASR: Sub-Region Disable Position */
#define MPU RASR SRD Msk
                                            (0xFFUL << MPU RASR SRD Pos)
/*! < MPU RASR: Sub-Region Disable Mask */
#define MPU RASR SIZE Pos
/*!< MPU RASR: Region Size Field Position */</pre>
#define MPU RASR SIZE Msk
                                            (0x1FUL << MPU RASR SIZE Pos)
/*! < MPU RASR: Region Size Field Mask */
#define MPU RASR ENABLE Pos
/*!< MPU RASR: Region enable bit Position */
#define MPU RASR ENABLE Msk (1UL << MPU RASR ENABLE Pos)
/*!< MPU RASR: Region enable bit Disable Mask */</pre>
/*@} end of group CMSIS MPU */
#endif
```

```
#if (__FPU_PRESENT == 1)
/** \ingroup CMSIS_core_register
   \defgroup CMSIS FPU Floating Point Unit (FPU)
    \brief Type definitions for the Floating Point Unit (FPU)
 @ {
 */
/** \brief Structure type to access the Floating Point Unit (FPU).
typedef struct
       uint32 t RESERVED0[1];
   IO uint32 t FPCCR;
                                          /*!< Offset: 0x004 (R/W)
Floating-Point Context Control Register
                                                        * /
                                          /*!< Offset: 0x008 (R/W)
   IO uint32 t FPCAR;
Floating-Point Context Address Register
                                                        */
                                          /*!< Offset: 0x00C (R/W)</pre>
  IO uint32 t FPDSCR;
Floating-Point Default Status Control Register
                                                        * /
   I uint32 t MVFR0;
                                         /*! < Offset: 0x010 (R/) Media
and FP Feature Register 0
                                          /*! < Offset: 0x014 (R/) Media
  I uint32 t MVFR1;
and FP Feature Register 1
                                                 * /
} FPU_Type;
/* Floating-Point Context Control Register */
#define FPU FPCCR ASPEN Pos
/*!< FPCCR: ASPEN bit Position */</pre>
#define FPU FPCCR ASPEN Msk
                                            (1UL << FPU FPCCR ASPEN Pos)
/*! < FPCCR: ASPEN bit Mask */
#define FPU FPCCR LSPEN Pos
                                            30
/*!< FPCCR: LSPEN Position */</pre>
#define FPU FPCCR LSPEN Msk
                                            (1UL << FPU FPCCR LSPEN Pos)
/*!< FPCCR: LSPEN bit Mask */</pre>
#define FPU_FPCCR MONRDY Pos
/*!< FPCCR: MONRDY Position */</pre>
#define FPU FPCCR MONRDY Msk
                                           (1UL << FPU FPCCR MONRDY Pos)
/*! < FPCCR: MONRDY bit Mask */
#define FPU FPCCR BFRDY Pos
                                             6
/*! < FPCCR: BFRDY Position */
#define FPU_FPCCR_BFRDY Msk
                                            (1UL << FPU FPCCR BFRDY Pos)
/*!< FPCCR: BFRDY bit Mask */</pre>
                                             5
#define FPU FPCCR MMRDY Pos
/*!< FPCCR: MMRDY Position */</pre>
#define FPU FPCCR MMRDY Msk
                                            (1UL << FPU FPCCR MMRDY Pos)
/*!< FPCCR: MMRDY bit Mask */</pre>
#define FPU FPCCR HFRDY Pos
/*!< FPCCR: HFRDY Position */</pre>
#define FPU FPCCR HFRDY Msk
                                            (1UL << FPU FPCCR HFRDY Pos)
/*!< FPCCR: HFRDY bit Mask */</pre>
#define FPU FPCCR THREAD Pos
/*!< FPCCR: processor mode bit Position */</pre>
```

```
#define FPU FPCCR THREAD Msk
                                   (1UL << FPU FPCCR THREAD Pos)
/*!< FPCCR: processor mode active bit Mask */</pre>
#define FPU_FPCCR_USER_Pos
/*!< FPCCR: privilege level bit Position */</pre>
#define FPU FPCCR USER Msk
                                       (1UL << FPU FPCCR USER Pos)
/*! < FPCCR: privilege level bit Mask */
#define FPU FPCCR LSPACT Pos
/*! < FPCCR: Lazy state preservation active bit Position */
#define FPU FPCCR LSPACT Msk (1UL << FPU FPCCR LSPACT Pos)
/*! < FPCCR: Lazy state preservation active bit Mask */
/* Floating-Point Context Address Register */
#define FPU FPCAR ADDRESS Pos
/*!< FPCAR: ADDRESS bit Position */</pre>
#define FPU FPCAR ADDRESS Msk
                                        (0x1FFFFFFFUL <<
/* Floating-Point Default Status Control Register */
#define FPU FPDSCR AHP Pos
/*!< FPDSCR: AHP bit Position */</pre>
#define FPU FPDSCR AHP Msk
                                       (1UL << FPU FPDSCR AHP Pos)
/*!< FPDSCR: AHP bit Mask */</pre>
#define FPU FPDSCR DN Pos
                                        25
/*!< FPDSCR: DN bit Position */</pre>
#define FPU FPDSCR DN Msk
                                       (1UL << FPU FPDSCR DN Pos)
/*!< FPDSCR: DN bit Mask */</pre>
                                        24
#define FPU FPDSCR FZ Pos
/*!< FPDSCR: FZ bit Position */</pre>
#define FPU FPDSCR FZ Msk
                                       (1UL << FPU FPDSCR_FZ_Pos)
/*! < FPDSCR: FZ bit Mask */
#define FPU FPDSCR RMode Pos
                                        22
/*!< FPDSCR: RMode bit Position */</pre>
#define FPU_FPDSCR_RMode_Msk
                                       (3UL << FPU FPDSCR RMode Pos)
/*!< FPDSCR: RMode bit Mask */</pre>
/* Media and FP Feature Register 0 */
#define FPU MVFR0 FP rounding modes Pos 28
/*!< MVFR0: FP rounding modes bits Position */</pre>
#define FPU MVFR0 FP rounding modes Msk (0xFUL <<</pre>
FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits
Mask */
#define FPU MVFR0 Short vectors Pos
/*!< MVFR0: Short vectors bits Position */</pre>
#define FPU_MVFR0_Short_vectors_Msk
                                       (0xFUL <<
#define FPU_MVFR0_Square_root_Pos
/*!< MVFR0: Square root bits Position */</pre>
#define FPU MVFR0_Square_root_Msk
                                        (0xFUL <<
                           /*!< MVFR0: Square root bits Mask */
FPU MVFR0 Square root Pos)
#define FPU MVFR0 Divide Pos
                                        16
/*!< MVFR0: Divide bits Position */</pre>
```

```
#define FPU MVFR0 FP excep trapping Pos
/*!< MVFR0: FP exception trapping bits Position */</pre>
#define FPU MVFR0 FP excep trapping Msk (0xFUL <<</pre>
bits Mask */
#define FPU MVFR0 Double precision Pos 8
/*! < MVFR0: Double-precision bits Position */
#define FPU MVFR0 Double precision Msk (0xFUL <<</pre>
FPU MVFR0 Double precision Pos) /*! < MVFR0: Double-precision bits
Mask */
#define FPU MVFR0 Single precision Pos
/*! < MVFR0: Single-precision bits Position */
#define FPU MVFR0 Single precision Msk (0xFUL <<</pre>
FPU MVFR0 Single precision Pos) /*! < MVFR0: Single-precision bits
Mask */
#define FPU MVFR0 A SIMD registers Pos
/*! < MVFR0: A SIMD registers bits Position */
#define FPU MVFR0 A SIMD registers Msk (0xFUL <<
FPU_MVFR0_A_SIMD_registers_Pos) /*!< MVFR0: A_SIMD registers bits
Mask */
/* Media and FP Feature Register 1 */
#define FPU MVFR1 FP fused MAC Pos
/*! < MVFR1: FP fused MAC bits Position */
#define FPU MVFR1 FP fused_MAC_Msk
                                       (0xFUL <<
                           /*!< MVFR1: FP fused MAC bits Mask
FPU MVFR1 FP fused MAC Pos)
* /
#define FPU MVFR1 FP HPFP Pos
                                        2.4
/*!< MVFR1: FP HPFP bits Position */</pre>
#define FPU MVFR1_FP_HPFP_Msk
                                       (0xFUL <<
                                 /*!< MVFR1: FP HPFP bits Mask */</pre>
FPU MVFR1 FP HPFP Pos)
#define FPU MVFR1 D NaN mode Pos
/*! < MVFR1: D NaN mode bits Position */
#define FPU MVFR1 D NaN mode Msk
                                       (0xFUL <<
                                 /*!< MVFR1: D NaN mode bits Mask */</pre>
FPU MVFR1 D NaN mode Pos)
#define FPU MVFR1 FtZ mode Pos
                                         0
/*!< MVFR1: FtZ mode bits Position */</pre>
#define FPU MVFR1_FtZ_mode_Msk
                                        (0xFUL <<
                                 /*!< MVFR1: FtZ mode bits Mask */</pre>
FPU MVFR1 FtZ mode Pos)
/*@} end of group CMSIS FPU */
#endif
/** \ingroup CMSIS_core_register
   \defgroup CMSIS CoreDebug Core Debug Registers (CoreDebug)
   \brief Type definitions for the Core Debug Registers
 @ {
 */
/** \brief Structure type to access the Core Debug Register (CoreDebug).
```

```
* /
typedef struct
   IO uint32 t DHCSR;
                                      /*! < Offset: 0x000 (R/W) Debug
Halting Control and Status Register
 O uint32 t DCRSR;
                                       /*!< Offset: 0x004 ( /W)
                                                                Debug
Core Register Selector Register
IO uint32 t DCRDR;
                                      /*!< Offset: 0x008 (R/W)
                                                                Debua
                                      /*!< Offset: 0x00C (R/W) Debug
Exception and Monitor Control Register */
} CoreDebug Type;
/* Debug Halting Control and Status Register */
#define CoreDebug DHCSR DBGKEY Pos
/*!< CoreDebug DHCSR: DBGKEY Position */</pre>
#define CoreDebug DHCSR DBGKEY Msk
                                        (0xFFFFUL <<
CoreDebug DHCSR DBGKEY Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */
#define CoreDebug DHCSR S RESET ST Pos
/*!< CoreDebug DHCSR: S RESET ST Position */</pre>
#define CoreDebug DHCSR S RESET ST Msk (1UL <<
CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug_DHCSR: S_RESET_ST
#define CoreDebug DHCSR S RETIRE ST Pos 24
/*!< CoreDebug DHCSR: S RETIRE ST Position */</pre>
#define CoreDebug DHCSR S RETIRE ST Msk (1UL <<
CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug_DHCSR: S RETIRE_ST
Mask */
#define CoreDebug DHCSR S LOCKUP Pos
/*!< CoreDebug DHCSR: S LOCKUP Position */</pre>
#define CoreDebug DHCSR S LOCKUP Msk
                                       (1UL <<
                               /*!< CoreDebug DHCSR: S LOCKUP
CoreDebug DHCSR S LOCKUP Pos)
Mask */
#define CoreDebug_DHCSR_S_SLEEP_Pos
                                         18
/*!< CoreDebug DHCSR: S SLEEP Position */</pre>
#define CoreDebug DHCSR S SLEEP Msk (1UL <<
                                    /*!< CoreDebug DHCSR: S SLEEP Mask</pre>
CoreDebug DHCSR_S_SLEEP_Pos)
*/
#define CoreDebug DHCSR S HALT Pos
                                        17
/*!< CoreDebug DHCSR: S_HALT Position */</pre>
* /
#define CoreDebug DHCSR S REGRDY Pos
/*!< CoreDebug DHCSR: S REGRDY Position */</pre>
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug_DHCSR: S_REGRDY_
Mask */
#define CoreDebug DHCSR C SNAPSTALL Pos
/*!< CoreDebug DHCSR: C SNAPSTALL Position */</pre>
#define CoreDebug DHCSR C SNAPSTALL Msk (1UL <<</pre>
CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug_DHCSR: C_SNAPSTALL
Mask */
```

```
#define CoreDebug DHCSR C MASKINTS Pos
/*! < CoreDebug DHCSR: C_MASKINTS Position */
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL <</pre>
CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug_DHCSR: C_MASKINTS
Mask */
#define CoreDebug DHCSR C STEP Pos
/*! < CoreDebug DHCSR: C STEP Position */
#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug DHCSR C STEP Pos) /*!< CoreDebug DHCSR: C_STEP Mask
* /
#define CoreDebug DHCSR C HALT Pos
/*!< CoreDebug DHCSR: C HALT Position */</pre>
#define CoreDebug_DHCSR_C_HALT_Msk (1UL <<
CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug_DHCSR: C_HALT_Mask</pre>
                                       (1UL <<
* /
#define CoreDebug DHCSR C DEBUGEN Pos
/*!< CoreDebug DHCSR: C_DEBUGEN Position */</pre>
#define CoreDebug DHCSR C DEBUGEN Msk (1UL <<
CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug_DHCSR: C_DEBUGEN
/* Debug Core Register Selector Register */
#define CoreDebug DCRSR REGWnR Pos
/*!< CoreDebug DCRSR: REGWnR Position */</pre>
*/
#define CoreDebug DCRSR REGSEL Pos
/*! < CoreDebug DCRSR: REGSEL Position */
/* Debug Exception and Monitor Control Register */
#define CoreDebug DEMCR TRCENA Pos
/*! < CoreDebug DEMCR: TRCENA Position */
#define CoreDebug DEMCR MON REQ Pos
                                        19
/*!< CoreDebug DEMCR: MON REQ Position */</pre>
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug DEMCR MON REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ_Mask
*/
#define CoreDebug DEMCR MON STEP Pos
/*! < CoreDebug DEMCR: MON STEP Position */
#define CoreDebug_DEMCR_MON_STEP_Msk
CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug_DEMCR: MON_STEP</pre>
Mask */
#define CoreDebug DEMCR MON PEND Pos
/*!< CoreDebug DEMCR: MON PEND Position */</pre>
```

```
#define CoreDebug_DEMCR_MON_PEND_Msk
CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug_DEMCR: MON_PEND</pre>
                                       (1UL <<
Mask */
                                         16
#define CoreDebug DEMCR MON EN Pos
/*! < CoreDebug DEMCR: MON EN Position */
#define CoreDebug_DEMCR_MON_EN_Msk (1UL <</pre>
                                     /*! < CoreDebug DEMCR: MON EN Mask
CoreDebug_DEMCR_MON_EN_Pos)
#define CoreDebug DEMCR VC HARDERR Pos 10
/*!< CoreDebug DEMCR: VC HARDERR Position */</pre>
#define CoreDebug DEMCR_VC_HARDERR_Msk (1UL <<</pre>
CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug_DEMCR: VC_HARDERR
Mask */
#define CoreDebug DEMCR VC INTERR Pos
/*! < CoreDebug DEMCR: VC INTERR Position */
#define CoreDebug DEMCR VC INTERR Msk (1UL <<
CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug_DEMCR: VC_INTERR
Mask */
#define CoreDebug DEMCR VC BUSERR Pos
/*!< CoreDebug DEMCR: VC BUSERR Position */</pre>
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL <</pre>
CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug_DEMCR: VC_BUSERR
Mask */
#define CoreDebug DEMCR VC STATERR Pos 7
/*! < CoreDebug DEMCR: VC STATERR Position */
#define CoreDebug DEMCR VC STATERR Msk (1UL <<
CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug_DEMCR: VC_STATERR
Mask */
#define CoreDebug_DEMCR_VC CHKERR Pos
/*! < CoreDebug DEMCR: VC CHKERR Position */
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL <</pre>
CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug_DEMCR: VC_CHKERR
Mask */
#define CoreDebug DEMCR VC NOCPERR Pos 5
/*!< CoreDebug DEMCR: VC NOCPERR Position */</pre>
#define CoreDebug DEMCR VC NOCPERR Msk (1UL <<
CoreDebug DEMCR VC NOCPERR Pos) /*! < CoreDebug DEMCR: VC NOCPERR
Mask */
#define CoreDebug DEMCR VC MMERR Pos
/*!< CoreDebug DEMCR: VC MMERR Position */</pre>
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL <<</pre>
CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR
Mask */
#define CoreDebug DEMCR VC CORERESET Pos
/*! < CoreDebug DEMCR: VC_CORERESET Position */
#define CoreDebug DEMCR VC CORERESET Msk (1UL <<
CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug_DEMCR: VC_CORERESET
Mask */
/*@} end of group CMSIS CoreDebug */
```

```
/** \ingroup
               CMSIS core register
    \defgroup CMSIS_core_base Core Definitions
                Definitions for base addresses, unions, and structures.
    \brief
  @ {
 */
/* Memory mapping of Cortex-M4 Hardware */
#define SCS BASE
                             (0xE000E000UL)
/*!< System Control Space Base Address */
#define ITM BASE
                            (0xE0000000UL)
/*!< ITM Base Address</pre>
#define DWT BASE
                             (0xE0001000UL)
/*!< DWT Base Address</pre>
#define TPI BASE
                             (0xE0040000UL)
/*!< TPI Base Address</pre>
#define CoreDebug BASE
                             (0xE000EDF0UL)
/*!< Core Debug Base Address</pre>
#define SysTick BASE (SCS BASE +
                                          0x0010UL)
                                          * /
/*! < SysTick Base Address
#define NVIC BASE
                             (SCS BASE + 0 \times 0100 \text{UL})
                                          */
/*!< NVIC Base Address</pre>
#define SCB BASE
                             (SCS BASE + 0 \times 0 D00 UL)
/*!< System Control Block Base Address */</pre>
#define SCnSCB
                             ((SCnSCB Type
                                                      SCS BASE
/*!< System control Register not in SCB */</pre>
#define SCB
                             ((SCB Type
                                                       SCB BASE
/*!< SCB configuration struct</pre>
#define SysTick
                             ((SysTick_Type
                                                      SysTick BASE
/*!< SysTick configuration struct</pre>
#define NVIC
                             ((NVIC Type
                                                      NVIC BASE
/*!< NVIC configuration struct</pre>
#define ITM
                             ((ITM Type
                                                      ITM BASE
/*!< ITM configuration struct</pre>
                                               *)
#define DWT
                             ((DWT Type
                                                      DWT BASE
/*!< DWT configuration struct</pre>
#define TPI
                             ((TPI_Type
                                                      TPI BASE
                                          */
/*!< TPI configuration struct</pre>
#define CoreDebug
                             ((CoreDebug_Type *)
                                                      CoreDebug BASE)
/*!< Core Debug configuration struct</pre>
#if ( MPU PRESENT == 1)
  #define MPU BASE
                             (SCS BASE + 0 \times 0 D90 UL)
/*!< Memory Protection Unit
                                          * /
                                                      MPU BASE
  #define MPU
                             ((MPU_Type
                                               *)
/*!< Memory Protection Unit
#endif
#if ( FPU PRESENT == 1)
  #define FPU BASE
                             (SCS BASE + 0 \times 0 = 30UL)
/*!< Floating Point Unit
                                          */
                                                      FPU BASE
  #define FPU
                             ((FPU Type
/*! < Floating Point Unit
#endif
/*@} */
```

```
/*****************************
               Hardware Abstraction Layer
 Core Function Interface contains:
 - Core NVIC Functions
 - Core SysTick Functions
 - Core Debug Functions
 - Core Register Access Functions
******************
/** \defgroup CMSIS Core FunctionInterface Functions and Instructions
Reference
* /
/* ################# NVIC functions
############# */
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core NVICFunctions NVIC Functions
           Functions that manage interrupts and exceptions via the
NVIC.
   @ {
 */
/** \brief Set Priority Grouping
 The function sets the priority grouping field using the required unlock
sequence.
 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8]
PRIGROUP field.
 Only values from 0..7 are used.
 In case of a conflict between priority grouping and available
 priority bits ( NVIC PRIO BITS), the smallest possible priority group
is set.
   \param [in] PriorityGroup Priority grouping field.
 STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 uint32 t reg value;
 uint32 t PriorityGroupTmp = (PriorityGroup & (uint32 t)0x07);
/* only values 0..7 are used
 reg_value = SCB->AIRCR;
/* read old register configuration */
 reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);
/* clear bits to change
 reg value = (reg value
               ((uint32 t)0x5FA << SCB AIRCR VECTKEY Pos) |
              (PriorityGroupTmp << 8));</pre>
/* Insert write key and priorty group */
 SCB->AIRCR = reg value;
}
/** \brief Get Priority Grouping
```

```
The function reads the priority grouping field from the NVIC Interrupt Controller.
```

```
Priority grouping field (SCB->AIRCR [10:8]
   \return
PRIGROUP field).
 STATIC INLINE uint32 t NVIC GetPriorityGrouping(void)
 return ((SCB->AIRCR & SCB AIRCR PRIGROUP Msk) >>
SCB AIRCR PRIGROUP Pos); /* read priority grouping field */
/** \brief Enable External Interrupt
    The function enables a device-specific interrupt in the NVIC
interrupt controller.
                   IRQn External interrupt number. Value cannot be
   \param [in]
negative.
 STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
/* NVIC->ISER[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) \&
0x1F)); enable interrupt */
 NVIC \rightarrow ISER[(uint32 t)((int32 t)IRQn) >> 5] = (uint32 t)(1 << 1)
((uint32 t)((int32 t)IRQn) & (uint32 t)0x1F)); /* enable interrupt */
/** \brief Disable External Interrupt
    The function disables a device-specific interrupt in the NVIC
interrupt controller.
                   IRQn External interrupt number. Value cannot be
   \param [in]
negative.
 STATIC INLINE void NVIC DisableIRQ(IRQn Type IRQn)
 NVIC - ICER[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F));
/* disable interrupt */
/** \brief Get Pending Interrupt
    The function reads the pending register in the NVIC and returns the
pending bit
    for the specified interrupt.
                    IRQn Interrupt number.
    \param [in]
                        O Interrupt status is not pending.
    \return
    \return
                        1 Interrupt status is pending.
 STATIC INLINE uint32 t NVIC GetPendingIRQ(IRQn Type IRQn)
 return((uint32 t) ((NVIC->ISPR[(uint32 t)(IRQn) >> 5] & (1 <<
((uint32 t)(IRQn) \& 0x1F)))?1:0)); /* Return 1 if pending else 0 */
```

```
}
/** \brief Set Pending Interrupt
    The function sets the pending bit of an external interrupt.
                     IRQn Interrupt number. Value cannot be negative.
    \param [in]
  STATIC INLINE void NVIC SetPendingIRQ(IRQn Type IRQn)
 NVIC - SPR[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F));
/* set interrupt pending */
/** \brief Clear Pending Interrupt
    The function clears the pending bit of an external interrupt.
    \param [in]
                     IRQn External interrupt number. Value cannot be
negative.
 STATIC INLINE void NVIC ClearPendingIRQ(IRQn Type IRQn)
 NVIC \rightarrow ICPR[((uint32 t)(IRQn) >> 5)] = (1 << ((uint32 t)(IRQn) & 0x1F));
/* Clear pending interrupt */
/** \brief Get Active Interrupt
    The function reads the active register in NVIC and returns the active
bit.
    \param [in]
                     IRQn Interrupt number.
    \return
                          Interrupt status is not active.
    \return
                        1
                           Interrupt status is active.
 STATIC INLINE uint32 t NVIC GetActive(IRQn Type IRQn)
 return((uint32 t)((NVIC->IABR[(uint32 t)(IRQn) >> 5] & (1 <<
((uint32 t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
/** \brief Set Interrupt Priority
    The function sets the priority of an interrupt.
    \note The priority cannot be set for every core interrupt.
                     IROn Interrupt number.
    \param [in]
    \param [in] priority Priority to set.
  STATIC INLINE void NVIC SetPriority(IRQn Type IRQn, uint32 t priority)
  if(IRQn < 0) {
```

```
SCB->SHP[((uint32 t)(IRQn) \& 0xF)-4] = ((priority << (8 -
 NVIC PRIO BITS)) & 0xff); } /* set Priority for Cortex-M System
Interrupts */
  else {
   NVIC->IP[(uint32 t)(IRQn)] = ((priority << (8 - NVIC PRIO BITS)) &
              /* set Priority for device specific Interrupts */
0xff); }
/** \brief Get Interrupt Priority
    The function reads the priority of an interrupt. The interrupt
    number can be positive to specify an external (device specific)
    interrupt, or negative to specify an internal (core) interrupt.
    \param [in]
                 IRQn Interrupt number.
                       Interrupt Priority. Value is aligned
    \return
automatically to the implemented
                       priority bits of the microcontroller.
 STATIC INLINE uint32 t NVIC GetPriority(IRQn Type IRQn)
  if(IRQn < 0) {
   return((uint32 t)(SCB->SHP[((uint32 t)(IRQn) & 0xF)-4] >> (8 -
 NVIC PRIO BITS))); } /* get priority for Cortex-M system interrupts
 else {
   return((uint32 t) (NVIC->IP[(uint32 t) (IRQn)]
                                                          >> (8 -
 NVIC PRIO BITS))); } /* get priority for device specific interrupts
}
/** \brief Encode Priority
    The function encodes the priority for an interrupt with the given
priority group,
    preemptive priority value, and subpriority value.
    In case of a conflict between priority grouping and available
    priority bits ( NVIC PRIO BITS), the samllest possible priority
group is set.
    \param [in]
                  PriorityGroup Used priority group.
    \param [in] PreemptPriority Preemptive priority value (starting
from 0).
    \param [in]
                     SubPriority Subpriority value (starting from 0).
                                  Encoded priority. Value can be used in
the function \ref NVIC SetPriority().
 STATIC INLINE uint32 t NVIC EncodePriority (uint32 t PriorityGroup,
uint32 t PreemptPriority, uint32 t SubPriority)
 uint32 t PriorityGroupTmp = (PriorityGroup & 0x07);
                                                             /* only
values 0...7 are used
                             * /
 uint32 t PreemptPriorityBits;
  uint32 t SubPriorityBits;
```

```
PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC PRIO BITS) ?
__NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 :
PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) <<</pre>
SubPriorityBits) |
           ((SubPriority & ((1 << (SubPriorityBits )) - 1)))
        );
}
/** \brief Decode Priority
    The function decodes an interrupt priority value with a given
priority group to
    preemptive priority value and subpriority value.
    In case of a conflict between priority grouping and available
    priority bits ( NVIC PRIO BITS) the samllest possible priority group
is set.
    \param [in]
                       Priority Priority value, which can be retrieved
with the function \ref NVIC GetPriority().
    \param [in] PriorityGroup Used priority group.
    \param [out] pPreemptPriority Preemptive priority value (starting
from 0).
    \param [out] pSubPriority Subpriority value (starting from 0).
 STATIC INLINE void NVIC DecodePriority (uint32 t Priority, uint32 t
PriorityGroup, uint32 t* pPreemptPriority, uint32 t* pSubPriority)
  uint32 t PriorityGroupTmp = (PriorityGroup & 0x07);
                                                             /* onlv
values 0...7 are used
  uint32 t PreemptPriorityBits;
 uint32 t SubPriorityBits;
  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ?
 _NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 SubPriorityBits = ((PriorityGroupTmp + NVIC PRIO BITS) < 7) ? 0 :
PriorityGroupTmp - 7 + NVIC PRIO BITS;
  *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 <<
(PreemptPriorityBits)) - 1);
  *pSubPriority = (Priority
                                           ) & ((1 <<
(SubPriorityBits
                  )) - 1);
}
/** \brief System Reset
    The function initiates a system reset request to reset the MCU.
 STATIC INLINE void NVIC SystemReset (void)
                                                              /* Ensure
   DSB();
all outstanding memory accesses included
buffered write are completed before reset */
  SCB->AIRCR = ((0x5FA << SCB AIRCR VECTKEY Pos)
```

```
(SCB->AIRCR & SCB AIRCR PRIGROUP Msk) |
                                                             /* Keep
                SCB AIRCR SYSRESETREQ Msk);
priority group unchanged */
                                                             /* Ensure
  DSB();
completion of memory access */
                                                             /* wait
 while (1);
until reset */
/*@} end of CMSIS Core NVICFunctions */
/* ################################### SysTick function
/** \ingroup CMSIS Core FunctionInterface
    \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
    \brief Functions that configure the System.
 @ {
 */
#if ( Vendor SysTickConfig == 0)
/** \brief System Tick Configuration
    The function initializes the System Timer and its interrupt, and
starts the System Tick Timer.
    Counter is in free running mode to generate periodic interrupts.
    \param [in] ticks Number of ticks between two interrupts.
    \return
                    0 Function succeeded.
                    1 Function failed.
    \return
            When the variable <b> Vendor SysTickConfig</b> is set to
   \note
1, then the
    function <b>SysTick Config</b> is not included. In this case, the
file <b><i>device</i>.h</b>
   must contain a vendor-specific implementation of this function.
 */
 STATIC INLINE uint32 t SysTick Config(uint32 t ticks)
  if ((ticks - 1) > SysTick LOAD RELOAD Msk) return (1); /* Reload
value impossible */
  SysTick->LOAD = ticks - 1;
                                                             /* set
reload register */
 NVIC SetPriority (SysTick IRQn, (1<< NVIC PRIO BITS) - 1); /* set
Priority for Systick Interrupt */
 SysTick->VAL = 0;
                                                             /* Load
the SysTick Counter Value */
 SysTick->CTRL = SysTick CTRL CLKSOURCE Msk |
                  SysTick_CTRL_TICKINT_Msk
                  SysTick CTRL ENABLE Msk;
                                                             /* Enable
SysTick IRQ and SysTick Timer */
                                                             /*
 return (0);
Function successful */
}
```

```
/*@} end of CMSIS Core SysTickFunctions */
/* ############################## Debug In/Output function
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS core DebugFunctions ITM Functions
   \brief Functions that access the ITM debug interface.
 @ {
 */
extern volatile int32 t ITM RxBuffer;
                                                      /*!< External
variable to receive characters.
                     ITM RXBUFFER EMPTY 0x5AA55AA5 /*!< Value
identifying \ref ITM RxBuffer is ready for next character. */
/** \brief ITM Send Character
   The function transmits a character via the ITM channel 0, and
   \li Just returns when no debugger is connected that has booked the
output.
   \li Is blocking when a debugger is connected, but the previous
character sent has not been transmitted.
   \param [in] ch Character to transmit.
                 Character to transmit.
   \returns
 STATIC INLINE uint32 t ITM SendChar (uint32 t ch)
  if ((ITM->TCR & ITM TCR ITMENA Msk)
                                                          /* ITM
                                                    & &
enabled */
     (ITM->TER & (1UL << 0)
                                                           /* ITM
Port #0 enabled */
   while (ITM->PORT[0].u32 == 0);
   ITM->PORT[0].u8 = (uint8 t) ch;
 return (ch);
/** \brief ITM Receive Character
   The function inputs a character via the external variable \ref
ITM RxBuffer.
                     Received character.
   \return
   \return
                 -1 No character pending.
 STATIC INLINE int32 t ITM ReceiveChar (void) {
 int32 t ch = -1;
                                          /* no character available */
 if (ITM RxBuffer != ITM RXBUFFER EMPTY) {
   ch = ITM RxBuffer;
```

```
return (ch);
}
/** \brief ITM Check Character
   The function checks whether a character is pending for reading in the
variable \ref ITM RxBuffer.
   \return
                  0 No character available.
                  1 Character available.
   \return
__STATIC_INLINE int32_t ITM_CheckChar (void) {
 if (ITM RxBuffer == ITM RXBUFFER EMPTY) {
   return (0);
                                         /* no character available
 } else {
                                         /*
                                             character available
   return (1);
 }
}
/*@} end of CMSIS core DebugFunctions */
#endif /* CORE CM4 H DEPENDANT */
#ifdef cplusplus
#endif
#endif /* CMSIS GENERIC */
/***********************************
**//**
* @file
         core cm4 simd.h
* @brief CMSIS Cortex-M4 SIMD Header File
* @version V3.30
* @date
         17. February 2014
 * @note
**********************
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
  - Redistributions of source code must retain the above copyright
```

- notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

```
- Neither the name of ARM nor the names of its contributors may be
used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
"AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
ΤN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
  POSSIBILITY OF SUCH DAMAGE.
----*/
#if defined ( __ICCARM___ )
\#pragma system_include /* treat file as system include file for MISRA
check */
#endif
#ifndef __CORE_CM4_SIMD_H
#define CORE CM4 SIMD H
#ifdef __cplusplus
extern "C" {
#endif
/***************************
                Hardware Abstraction Layer
*******************
****/
/* ################ Compiler specific Intrinsics
########## */
/** \defgroup CMSIS SIMD intrinsics CMSIS SIMD Intrinsics
 Access to dedicated SIMD instructions
* /
#if defined ( CC ARM ) /*-----RealView Compiler -----
/* ARM armcc specific functions */
```

sadd8

#define SADD8

#define	QADD8	qadd8
#define	SHADD8	shadd8
#define -	UADD8	uadd8
#define	UQADD8	uqadd8
#define	UHADD8	uhadd8
#define -	SSUB8	ssub8
#define	QSUB8	qsub8
#define	SHSUB8	shsub8
#define	USUB8	usub8
#define	UQSUB8	uqsub8
#define	UHSUB8	uhsub8
#define _	SADD16	sadd16
#define _	QADD16	qadd16
#define _	SHADD16	shadd16
#define _	UADD16	uadd16
#define _	UQADD16	uqadd16
#define _	UHADD16	uhadd16
#define _	SSUB16	ssub16
#define _	QSUB16	qsub16
#define _	SHSUB16	shsub16
#define _	USUB16	usub16
#define _	UQSUB16	uqsub16
#define _	UHSUB16	uhsub16
#define _	SASX	sasx
#define _	QASX	qasx
#define _	SHASX	shasx
#define _	UASX	uasx
#define _	UQASX	uqasx
#define _	UHASX	uhasx
#define _	SSAX	ssax
#define _	QSAX	qsax
#define _	SHSAX	shsax
#define _	USAX	usax
#define _	UQSAX	uqsax
#define _	UHSAX	uhsax
#define _	USAD8	usad8
#define _	USADA8	usada8
#define _	SSAT16	ssat16
#define _	USAT16	usat16
#define _	UXTB16	uxtb16
#define _	UXTAB16	uxtab16
#define _	SXTB16	sxtb16
#define _	SXTAB16	sxtab16
#define _	SMUAD	smuad
#define _	SMUADX	smuadx
#define _	SMLAD	$__$ smlad
#define _	SMLADX	$__$ smladx
#define _	SMLALD	$__smlald$
#define _	SMLALDX	$__$ smlaldx
#define _	SMUSD	smusd
#define _	SMUSDX	smusdx
#define _	SMLSD	$__smlsd$
#define]	SMLSDX	smlsdx
#define	SMLSLD	smlsld
#define]	SMLSLDX	smlsldx
#define	SEL	sel
#define	QADD	qadd
#define	QSUB	qsub
-		_ `

```
#define PKHBT(ARG1,ARG2,ARG3)
                                      ( ((((uint32 t)(ARG1))
) & 0x0000FFFFUL) | \
                                         ((((uint32 t)(ARG2)) <<
(ARG3)) & 0xFFFF0000UL)
#define PKHTB(ARG1, ARG2, ARG3)
                                      ( ((((uint32 t)(ARG1))
) & 0xFFFF0000UL) | \
                                        ((((uint32 t)(ARG2)) >>
(ARG3)) & 0x0000FFFFUL) )
#define __SMMLA(ARG1,ARG2,ARG3)
                               ((int32 t)(((int64 t)(ARG1) *
(ARG2)) + \setminus
                                                    ((int64 t)(ARG3) <<
32) ) >> 32))
#elif defined ( GNUC ) /*----- GNU Compiler ------
----*/
/* GNU gcc specific functions */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _QADD8(uint32_t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
SHADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shadd8 %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
UADD8(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UQADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 UHADD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SSUB8 (uint32 t op1, uint32 t op2)
 uint32_t result;
  ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) STATIC INLINE uint32 t
 _QSUB8(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SHSUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
           ( ( always inline ) ) STATIC INLINE uint32 t
 attribute
 USUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
```

```
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 _UQSUB8(uint32_t op1, uint32_t op2)
 uint32_t result;
   ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
UHSUB8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _SADD16(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 QADD16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
  SHADD16(uint32 t op1, uint32 t op2)
 uint32 t result;
   ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UADD16(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 _UQADD16(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 UHADD16(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _SSUB16(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 QSUB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
  SHSUB16(uint32_t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _USUB16(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 _UQSUB16(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqsub16 %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32 t
 UHSUB16(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 SASX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QASX(uint\overline{32} t op1, uint32 t op2)
 uint32 t result;
  _ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 SHASX(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute
           _( ( always_inline ) ) __STATIC_INLINE uint32_t
 UASX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t _UQASX(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UHASX(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 SSAX(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QSAX(uint\overline{32} t op1, uint32 t op2)
 uint32 t result;
  _ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
  SHSAX(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _USAX(uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
_UQSAX(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 UHSAX(uint32 t op1, uint32 t op2)
 uint32_t result;
  ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
USAD8 (uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 _attribute__( ( always inline ) ) STATIC INLINE uint32 t
 USADA8 (uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return(result);
#define SSAT16(ARG1,ARG2) \
 uint32_t __RES, __ARG1 = (ARG1); \
   _ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1)
   _RES; \
#define USAT16(ARG1,ARG2) \
                   ARG1 = (ARG1); \setminus
 uint32 t RES,
   _ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" ( ARG1)
);
  __RES; \
})
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
UXTB16(uint32 t op1)
```

```
uint32 t result;
  _ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return(result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 UXTAB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SXTB16 (uint32 t op1)
 uint32 t result;
  ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 SXTAB16(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
 (uint32_t op1, uint32_t op2)
 uint32 t result;
  ASM volatile ("smuad %0, %1, %2": "=r" (result): "r" (op1), "r"
(op2));
 return (result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
}
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLAD
(uint32 t op1, uint32 t op2, uint32 t op3)
{
 uint32 t result;
```

```
ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r"
(op2), "r" (op3) );
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLADX
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   _ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return(result);
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD
\overline{\text{(uint32 t op1, uint32 t op2, uint64 t acc)}}
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
 } llr;
 llr.w64 = acc;
#ifndef ARMEB
                 // Little endian
  ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(\overline{lr}.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
                   // Big endian
#else
   ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(\overline{1r}.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
) ;
#endif
 return(llr.w64);
 (uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
  } llr;
 llr.w64 = acc;
#ifndef ARMEB // Little endian
   ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1])
);
                   // Big endian
#else
  ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
}
```

```
_attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMUSDX
(uint32 t op1, uint32 t op2)
 uint32 t result;
  ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2) );
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLSD
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r"
(op2), "r" (op3) );
 return (result);
 attribute ( ( always inline ) ) STATIC INLINE uint32 t SMLSDX
(uint32 t op1, uint32 t op2, uint32 t op3)
 uint32 t result;
   ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1),
"r" (op2), "r" (op3) );
 return(result);
 attribute ( ( always inline ) ) STATIC INLINE uint64 t SMLSLD
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
  uint32 t w32[2];
  uint64_t w64;
 } llr;
 llr.w64 = acc;
#ifndef ARMEB // Little endian
   ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(\overline{lr}.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
#else
                   // Big endian
   ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(11r.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
```

```
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE    uint64_t __SMLSLDX
(uint32 t op1, uint32 t op2, uint64 t acc)
 union llreg u{
   uint32 t w32[2];
   uint64 t w64;
  } llr;
  llr.w64 = acc;
#ifndef __ARMEB__
                  // Little endian
   ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r"
(llr.w32[1]): "r" (op1), "r" (op2), "0" (llr.w32[0]), "1" (llr.w32[1])
);
#else
                     // Big endian
   _ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r"
(llr.w32[0]): "r" (op1), "r" (op2), "0" (llr.w32[1]), "1" (llr.w32[0])
);
#endif
 return(llr.w64);
}
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL
(uint32 t op1, uint32 t op2)
{
 uint32 t result;
   ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2)
);
 return (result);
__attribute
            _( ( always_inline ) ) __STATIC_INLINE uint32_t
  QADD(uint32 t op1, uint32 t op2)
 uint32_t result;
   ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
  _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 QSUB(uint32_t op1, uint32_t op2)
 uint32 t result;
   ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r"
(op2));
 return (result);
#define PKHBT(ARG1,ARG2,ARG3) \
 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
__ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r"
( ARG2), "I" (ARG3) ); \
  __RES; \
```

```
})
#define PKHTB(ARG1,ARG2,ARG3) \
 uint32 t RES, ARG1 = (ARG1), ARG2 = (ARG2); \
 if (ARG3 == 0) \
    ASM ("pkhtb %0, %1, %2" : "=r" ( RES) : "r" ( ARG1), "r"
( ARG2) ); \
 else \
    ASM ("pkhtb %0, %1, %2, asr %3" : "=r" ( RES) : "r" ( ARG1), "r"
( ARG2), "I" (ARG3) ); \
RES; \
 (int32_t op1, int32_t op2, int32_t op3)
int32 t result;
 ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r"
(op2), "r" (op3) );
return(result);
}
#elif defined ( ICCARM ) /*----- ICC Compiler -----
----*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( TMS470 ) /*----- TI CCS Compiler -----
----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( __TASKING__ ) /*---- TASKING Compiler ----
_____*/
/* TASKING carm specific functions */
/* not yet supported */
#elif defined ( __CSMC__ ) /*----- COSMIC Compiler -----
----*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@} end of group CMSIS SIMD intrinsics */
#ifdef __cplusplus
#endif
#endif /* CORE CM4 SIMD H */
/******************************
**//**
```

```
* @file core_cmFunc.h
* @brief CMSIS Cortex-M Core Function Access Header File
 * @version V3.30
           17. February 2014
 * @note
************************
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
   - Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in the
    documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be
used
    to endorse or promote products derived from this software without
    specific prior written permission.
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
"AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
THE
  POSSIBILITY OF SUCH DAMAGE.
____*/
#ifndef CORE CMFUNC H
#define CORE CMFUNC H
/* ####################### Core Function Access
#########################
/** \ingroup CMSIS Core FunctionInterface
   \defgroup CMSIS Core RegAccFunctions CMSIS Core Register Access
Functions
```

@ { */

```
#if defined ( __CC_ARM ) /*-----RealView Compiler -----
----*/
/* ARM armcc specific functions */
#if ( ARMCC VERSION < 400677)</pre>
 #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/* intrinsic void __enable_irq();
/* intrinsic void __disable_irq();
/** \brief Get Control Register
   This function returns the content of the Control Register.
                        Control Register value
   \return
 STATIC_INLINE uint32_t __get_CONTROL(void)
 register uint32_t __regControl __ASM("control");
 return( regControl);
}
/** \brief Set Control Register
   This function writes the given value to the Control Register.
   \param [in] control Control Register value to set
 STATIC_INLINE void __set_CONTROL(uint32_t control)
 register uint32 t regControl ASM("control");
 regControl = control;
/** \brief Get IPSR Register
   This function returns the content of the IPSR Register.
   \return
                        IPSR Register value
 STATIC_INLINE uint32_t __get_IPSR(void)
 register uint32_t __regIPSR __ASM("ipsr");
 return(__regIPSR);
/** \brief Get APSR Register
   This function returns the content of the APSR Register.
   \return
                        APSR Register value
 _STATIC_INLINE uint32_t __get_APSR(void)
 register uint32 t regAPSR ASM("apsr");
```

```
return(__regAPSR);
}
/** \brief Get xPSR Register
   This function returns the content of the xPSR Register.
   \return
                        xPSR Register value
 STATIC_INLINE uint32_t __get_xPSR(void)
                                    ASM("xpsr");
 register uint32_t __regXPSR
 return( regXPSR);
/** \brief Get Process Stack Pointer
   This function returns the current value of the Process Stack Pointer
(PSP).
                         PSP Register value
   \return
 STATIC_INLINE uint32_t __get_PSP(void)
 register uint32 t regProcessStackPointer ASM("psp");
 return(__regProcessStackPointer);
/** \brief Set Process Stack Pointer
   This function assigns the given value to the Process Stack Pointer
(PSP).
   \param [in]
                 topOfProcStack Process Stack Pointer value to set
 STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 register uint32 t regProcessStackPointer ASM("psp");
  regProcessStackPointer = topOfProcStack;
/** \brief Get Main Stack Pointer
   This function returns the current value of the Main Stack Pointer
(MSP).
                        MSP Register value
   \return
 STATIC_INLINE uint32_t __get_MSP(void)
 register uint32_t __regMainStackPointer __ASM("msp");
 return( regMainStackPointer);
}
/** \brief Set Main Stack Pointer
```

```
This function assigns the given value to the Main Stack Pointer
(MSP).
   \param [in] topOfMainStack Main Stack Pointer value to set
 STATIC INLINE void set MSP(uint32 t topOfMainStack)
 register uint32_t __regMainStackPointer __ASM("msp");
 __regMainStackPointer = topOfMainStack;
/** \brief Get Priority Mask
   This function returns the current state of the priority mask bit from
the Priority Mask Register.
                         Priority Mask value
   \return
 _STATIC_INLINE uint32_t __get_PRIMASK(void)
 register uint32_t __regPriMask __ASM("primask");
 return( regPriMask);
}
/** \brief Set Priority Mask
   This function assigns the given value to the Priority Mask Register.
    \param [in]
                 priMask Priority Mask
 _STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 register uint32_t __regPriMask __ASM("primask");
 _{\rm regPriMask} = (priMask);
        ( CORTEX M \geq 0x03)
#if
/** \brief Enable FIQ
   This function enables FIQ interrupts by clearing the F-bit in the
CPSR.
   Can only be executed in Privileged modes.
                                        __enable fiq
#define __enable_fault_irq
/** \brief Disable FIQ
   This function disables FIQ interrupts by setting the F-bit in the
CPSR.
   Can only be executed in Privileged modes.
                                       __disable fiq
#define disable fault irq
```

```
/** \brief Get Base Priority
   This function returns the current value of the Base Priority
register.
                         Base Priority register value
   \return
 STATIC_INLINE uint32_t __get_BASEPRI(void)
 register uint32_t __regBasePri __ASM("basepri");
 return(__regBasePri);
/** \brief Set Base Priority
   This function assigns the given value to the Base Priority register.
                 basePri Base Priority value to set
    \param [in]
 STATIC INLINE void set BASEPRI (uint32 t basePri)
                                        __ASM("basepri");
 register uint32 t regBasePri
 _{\rm regBasePri} = (basePri & 0xff);
/** \brief Get Fault Mask
   This function returns the current value of the Fault Mask register.
   \return
                         Fault Mask register value
*/
 STATIC_INLINE uint32_t __get_FAULTMASK(void)
 register uint32_t __regFaultMask __ASM("faultmask");
 return(__regFaultMask);
}
/** \brief Set Fault Mask
   This function assigns the given value to the Fault Mask register.
                 faultMask Fault Mask value to set
 STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 register uint32_t __regFaultMask
                                         ASM("faultmask");
  __regFaultMask = (faultMask & (uint32_t)1);
\#endif /* ( CORTEX M >= 0x03) */
#if
        ( CORTEX M == 0 \times 04)
/** \brief Get FPSCR
```

This function returns the current value of the Floating Point Status/Control register.

```
Floating Point Status/Control register value
   \return
 STATIC INLINE uint32 t get FPSCR(void)
#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 register uint32_t __regfpscr __ASM("fpscr");
 return(__regfpscr);
#else
  return(0);
#endif
/** \brief Set FPSCR
   This function assigns the given value to the Floating Point
Status/Control register.
                fpscr Floating Point Status/Control value to set
   \param [in]
 _STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
#if ( FPU PRESENT == 1) && ( <math>FPU USED == 1)
 register uint32 t regfpscr ASM("fpscr");
  regfpscr = (fpscr);
#endif
\#endif /* ( CORTEX M == 0x04) */
#elif defined ( GNUC ) /*----- GNU Compiler ------
----*/
/* GNU gcc specific functions */
/** \brief Enable IRQ Interrupts
 This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 Can only be executed in Privileged modes.
__attribute__( ( always_inline ) ) __STATIC INLINE void
 _enable_irq(void)
   _ASM volatile ("cpsie i" : : : "memory");
/** \brief Disable IRQ Interrupts
 This function disables IRQ interrupts by setting the I-bit in the CPSR.
 Can only be executed in Privileged modes.
__attribute__( ( always_inline ) ) __STATIC INLINE void
disable irq(void)
 \_ASM volatile ("cpsid i" : : : "memory");
```

```
/** \brief Get Control Register
   This function returns the content of the Control Register.
   \return
                        Control Register value
 get CONTROL(void)
 uint32 t result;
  ASM volatile ("MRS %0, control" : "=r" (result) );
 return(result);
}
/** \brief Set Control Register
   This function writes the given value to the Control Register.
   \param [in] control Control Register value to set
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
 _set_CONTROL(uint32_t control)
 __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
/** \brief Get IPSR Register
   This function returns the content of the IPSR Register.
                        IPSR Register value
   \return
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 _get_IPSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 return (result);
/** \brief Get APSR Register
   This function returns the content of the APSR Register.
   \return
                        APSR Register value
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_APSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, apsr" : "=r" (result) );
 return(result);
```

```
}
/** \brief Get xPSR Register
    This function returns the content of the xPSR Register.
                          xPSR Register value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_xPSR(void)
 uint32 t result;
  ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 return(result);
}
/** \brief Get Process Stack Pointer
    This function returns the current value of the Process Stack Pointer
(PSP).
                          PSP Register value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
_get_PSP(void)
 register uint32 t result;
  ASM volatile ("MRS %0, psp\n" : "=r" (result) );
 return(result);
/** \brief Set Process Stack Pointer
   This function assigns the given value to the Process Stack Pointer
(PSP).
    \param [in] topOfProcStack Process Stack Pointer value to set
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
____, , arways_inline ) )
__set_PSP(uint32_t topOfProcStack)
{
   _ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
/** \brief Get Main Stack Pointer
   This function returns the current value of the Main Stack Pointer
(MSP).
                          MSP Register value
   \return
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 get MSP(void)
```

```
register uint32 t result;
   ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 return (result);
/** \brief Set Main Stack Pointer
   This function assigns the given value to the Main Stack Pointer
(MSP).
    \param [in]
                 topOfMainStack Main Stack Pointer value to set
__attribute__( ( always_inline ) ) __STATIC_INLINE void
 _set_MSP(uint32 t topOfMainStack)
   ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
/** \brief Get Priority Mask
   This function returns the current state of the priority mask bit from
the Priority Mask Register.
                        Priority Mask value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_PRIMASK(void)
 uint32 t result;
  ASM volatile ("MRS %0, primask" : "=r" (result) );
 return(result);
}
/** \brief Set Priority Mask
   This function assigns the given value to the Priority Mask Register.
                 priMask Priority Mask
    \param [in]
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
_set_PRIMASK(uint32_t priMask)
   ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
          ( CORTEX M \geq 0x03)
#if
/** \brief Enable FIO
   This function enables FIQ interrupts by clearing the F-bit in the
   Can only be executed in Privileged modes.
```

```
__attribute__( ( always_inline ) ) __STATIC_INLINE void
 _enable_fault_irq(void)
  __ASM volatile ("cpsie f" : : : "memory");
/** \brief Disable FIO
   This function disables FIQ interrupts by setting the F-bit in the
CPSR.
   Can only be executed in Privileged modes.
 attribute ( ( always inline ) ) STATIC INLINE void
 _disable_fault_irq(void)
  _ASM volatile ("cpsid f" : : : "memory");
/** \brief Get Base Priority
   This function returns the current value of the Base Priority
register.
   \return
                         Base Priority register value
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 get BASEPRI(void)
 uint32 t result;
   ASM volatile ("MRS %0, basepri max" : "=r" (result) );
 return(result);
}
/** \brief Set Base Priority
   This function assigns the given value to the Base Priority register.
                 basePri Base Priority value to set
    \param [in]
 _attribute__( ( always_inline ) ) __STATIC_INLINE void
__set_BASEPRI(uint32_t value)
   _ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
/** \brief Get Fault Mask
    This function returns the current value of the Fault Mask register.
    \return
                          Fault Mask register value
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 get FAULTMASK (void)
 uint32 t result;
```

```
ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 return(result);
/** \brief Set Fault Mask
    This function assigns the given value to the Fault Mask register.
                 faultMask Fault Mask value to set
    \param [in]
__attribute__( ( always_inline ) ) __STATIC_INLINE void
 set FAULTMASK(uint32 t faultMask)
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
\#endif /* ( CORTEX M >= 0x03) */
#if
         ( CORTEX M == 0 \times 04)
/** \brief Get FPSCR
   This function returns the current value of the Floating Point
Status/Control register.
                          Floating Point Status/Control register value
    \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 _get_FPSCR(void)
#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 uint32 t result;
 /* Empty asm statement works as a scheduling barrier */
  __ASM volatile ("");
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
  ASM volatile ("");
 return (result);
#else
  return(0);
#endif
/** \brief Set FPSCR
    This function assigns the given value to the Floating Point
Status/Control register.
                 fpscr Floating Point Status/Control value to set
   \param [in]
__attribute__( ( always_inline ) ) __STATIC INLINE void
 _set_FPSCR(uint32 t fpscr)
#if ( FPU PRESENT == 1) && ( FPU USED == 1)
 /* Empty asm statement works as a scheduling barrier */
  ASM volatile ("");
```

```
__ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
  ASM volatile ("");
#endif
\#endif /* ( CORTEX M == 0x04) */
#elif defined ( __ICCARM__ ) /*----- ICC Compiler -----
____*/
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( TMS470 ) /*---- TI CCS Compiler -----
----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*---- TASKING Compiler ----
/* TASKING carm specific functions */
* The CMSIS functions have been implemented as intrinsics in the
compiler.
* Please use "carm -?i" to get an up to date list of all intrinsics,
 * Including the CMSIS ones.
 */
#elif defined ( __CSMC__ ) /*----- COSMIC Compiler ------
____*/
/* Cosmic specific functions */
#include <cmsis_csm.h>
#endif
/*@} end of CMSIS Core RegAccFunctions */
#endif /* CORE CMFUNC H */
**//**
* @file
* @file core_cmInstr.h
* @brief CMSIS Cortex-M Core Instruction Access Header File
 * @version V3.30
 * @date
        17. February 2014
* @note
*******************
****/
/* Copyright (c) 2009 - 2014 ARM LIMITED
  All rights reserved.
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are
met:
  - Redistributions of source code must retain the above copyright
```

- notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used

to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS

LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER TN

CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

POSSIBILITY OF SUCH DAMAGE.

alignment purposes.

#define NOP

```
----*/
#ifndef __CORE_CMINSTR_H
#define CORE CMINSTR H
/* ####################### Core Instruction Access
########### */
/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction
Interface
 Access to dedicated instructions
 @ {
* /
   defined ( __CC_ARM ) /*-----RealView Compiler -----
----*/
/* ARM armcc specific functions */
\#if ( ARMCC VERSION < 400677)
 #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/** \brief No Operation
   No Operation does nothing. This instruction can be used for code
```

nop

```
/** \brief Wait For Interrupt
    Wait For Interrupt is a hint instruction that suspends execution
   until one of a number of events occurs.
                                          __wfi
#define WFI
/** \brief Wait For Event
    Wait For Event is a hint instruction that permits the processor to
enter
   a low-power state until one of a number of events occurs.
#define __WFE
                                          __wfe
/** \brief Send Event
    Send Event is a hint instruction. It causes an event to be signaled
to the CPU.
*/
#define SEV
                                          __sev
/** \brief Instruction Synchronization Barrier
    Instruction Synchronization Barrier flushes the pipeline in the
processor,
    so that all instructions following the ISB are fetched from cache or
   memory, after the instruction has been completed.
#define ISB()
                                          isb(0xF)
/** \brief Data Synchronization Barrier
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this
instruction complete.
 */
#define DSB()
                                          dsb(0xF)
/** \brief Data Memory Barrier
    This function ensures the apparent order of the explicit memory
    and after the instruction, without ensuring their completion.
#define DMB()
                                          dmb(0xF)
/** \brief Reverse byte order (32 bit)
    This function reverses the byte order in integer value.
    \param [in] value Value to reverse
    \return
                         Reversed value
```

```
*/
#define REV
                                        __rev
/** \brief Reverse byte order (16 bit)
   This function reverses the byte order in two unsigned short values.
   \param [in]
                value Value to reverse
   \return
                        Reversed value
#ifndef NO EMBEDDED ASM
 REV16(uint32 t value)
 rev16 r0, r0
 bx lr
#endif
/** \brief Reverse byte order in signed short value
   This function reverses the byte order in a signed short value with
sign extension to integer.
   \param [in]
                value Value to reverse
   \return
                        Reversed value
#ifndef NO EMBEDDED ASM
 attribute ((section(".revsh text"))) STATIC INLINE ASM int32 t
 REVSH(int32 t value)
 revsh r0, r0
 bx lr
#endif
/** \brief Rotate Right in unsigned value (32 bit)
   This function Rotate Right (immediate) provides the value of the
contents of a register rotated by a variable number of bits.
                value Value to rotate value Number of Bits to rotate
   \param [in]
    \param [in]
                        Rotated value
   \return
#define ROR
                                        ror
/** \brief Breakpoint
   This function causes the processor to enter Debug state.
   Debug tools can use this to investigate system state when the
instruction at a particular address is reached.
                  value is ignored by the processor.
   \param [in]
                  If required, a debugger can use it to store additional
information about the breakpoint.
*/
```

```
#define BKPT(value)
                                           breakpoint(value)
#if
        ( CORTEX M \geq 0x03)
/** \brief Reverse bit order of value
   This function reverses the bit order of the given value.
    \param [in] value Value to reverse
   \return
                         Reversed value
                                         __rbit
#define RBIT
/** \brief LDR Exclusive (8 bit)
   This function performs a exclusive LDR command for 8 bit value.
    \param [in] ptr Pointer to data
   \return
                      value of type uint8 t at (*ptr)
#define LDREXB(ptr)
                                         ((uint8 t ) ldrex(ptr))
/** \brief LDR Exclusive (16 bit)
   This function performs a exclusive LDR command for 16 bit values.
   \param [in] ptr Pointer to data
                 value of type uint16 t at (*ptr)
   \return
#define LDREXH(ptr)
                                         ((uint16 t) ldrex(ptr))
/** \brief LDR Exclusive (32 bit)
   This function performs a exclusive LDR command for 32 bit values.
    \param [in] ptr Pointer to data
                 value of type uint32 t at (*ptr)
                                         ((uint32_t ) __ldrex(ptr))
#define LDREXW(ptr)
/** \brief STR Exclusive (8 bit)
   This function performs a exclusive STR command for 8 bit values.
   \param [in] value Value to store
   \param [in] ptr Pointer to location
\return 0 Function succeeded
                   1 Function failed
    \return
                                         __strex(value, ptr)
#define STREXB(value, ptr)
/** \brief STR Exclusive (16 bit)
   This function performs a exclusive STR command for 16 bit values.
```

```
\param [in] value Value to store
    \param [in] ptr Pointer to location \return 0 Function succeeded
    \return
                     1 Function failed
                                         __strex(value, ptr)
#define STREXH(value, ptr)
/** \brief STR Exclusive (32 bit)
    This function performs a exclusive STR command for 32 bit values.
    \param [in] value Value to store
    \param [in] ptr Pointer to location
    \return
                   0 Function succeeded
    \return
                    1 Function failed
#define STREXW(value, ptr)
                                           strex(value, ptr)
/** \brief Remove the exclusive lock
    This function removes the exclusive lock which is created by LDREX.
* /
#define _ CLREX
                                           clrex
/** \brief Signed Saturate
    This function saturates a signed value.
    \param [in] value Value to be saturated
    \param [in] sat Bit position to saturate to (1..32)
                        Saturated value
    \return
* /
                                           __ssat
#define __SSAT
/** \brief Unsigned Saturate
    This function saturates an unsigned value.
    \param [in] value Value to be saturated
\param [in] sat Bit position to saturate to (0..31)
                       Saturated value
    \return
                                           __usat
#define USAT
/** \brief Count leading zeros
    This function counts the number of leading zeros of a data value.
    \param [in] value Value to count the leading zeros
    \return number of leading zeros in value
* /
                                           __clz
#define CLZ
```

```
\#endif /* ( CORTEX M >= 0x03) */
#elif defined ( GNUC ) /*----- GNU Compiler ------
----*/
/* GNU gcc specific functions */
/* Define macros for porting to both thumb1 and thumb2.
 * For thumb1, use low register (r0-r7), specified by constrant "l"
* Otherwise, use general registers, specified by constrant "r" */
#if defined (__thumb__) && !defined (__thumb2__)
#define __CMSIS_GCC_OUT_REG(r) "=1" (r)
#define __CMSIS_GCC_USE_REG(r) "1" (r)
#else
#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
#define __CMSIS_GCC_USE REG(r) "r" (r)
#endif
/** \brief No Operation
   No Operation does nothing. This instruction can be used for code
alignment purposes.
 __ASM volatile ("nop");
/** \brief Wait For Interrupt
   Wait For Interrupt is a hint instruction that suspends execution
   until one of a number of events occurs.
 _attribute__( ( always_inline ) ) __STATIC_INLINE void WFI(void)
 __ASM volatile ("wfi");
/** \brief Wait For Event
   Wait For Event is a hint instruction that permits the processor to
enter
   a low-power state until one of a number of events occurs.
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 __ASM volatile ("wfe");
/** \brief Send Event
   Send Event is a hint instruction. It causes an event to be signaled
to the CPU.
* /
_attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 ASM volatile ("sev");
```

```
}
/** \brief Instruction Synchronization Barrier
   Instruction Synchronization Barrier flushes the pipeline in the
   so that all instructions following the ISB are fetched from cache or
   memory, after the instruction has been completed.
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 __ASM volatile ("isb");
/** \brief Data Synchronization Barrier
   This function acts as a special kind of Data Memory Barrier.
   It completes when all explicit memory accesses before this
instruction complete.
 _attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 __ASM volatile ("dsb");
/** \brief Data Memory Barrier
   This function ensures the apparent order of the explicit memory
   and after the instruction, without ensuring their completion.
 attribute ( ( always inline ) ) STATIC INLINE void DMB(void)
 __ASM volatile ("dmb");
/** \brief Reverse byte order (32 bit)
   This function reverses the byte order in integer value.
   \param [in]
                 value Value to reverse
   \return
                         Reversed value
 attribute ((always inline)) STATIC INLINE uint32 t
 REV(uint32 t value)
\#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 5)
 return __builtin_bswap32(value);
#else
 uint32 t result;
   ASM volatile ("rev %0, %1": CMSIS GCC OUT REG (result):
 CMSIS GCC USE REG (value) );
 return (result);
#endif
}
```

```
/** \brief Reverse byte order (16 bit)
   This function reverses the byte order in two unsigned short values.
   \param [in] value Value to reverse
                        Reversed value
   \return
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
 REV16(uint32 t value)
 uint32 t result;
  ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) :
 CMSIS GCC USE REG (value) );
 return(result);
/** \brief Reverse byte order in signed short value
   This function reverses the byte order in a signed short value with
sign extension to integer.
   \param [in]
                 value Value to reverse
   \return
                         Reversed value
 attribute ( ( always inline ) ) STATIC INLINE int32 t
REVSH(int32 t value)
#if ( GNUC > 4) || ( GNUC == 4 && GNUC MINOR >= 8)
 return (short) __builtin_bswap16(value);
#else
 uint32_t result;
   _ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) :
 CMSIS GCC USE REG (value) );
 return (result);
#endif
/** \brief Rotate Right in unsigned value (32 bit)
   This function Rotate Right (immediate) provides the value of the
contents of a register rotated by a variable number of bits.
    \param [in]
                 value Value to rotate
                 value Number of Bits to rotate
    \param [in]
                         Rotated value
   \return
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t
 ROR(uint32 t op1, uint32 t op2)
 return (op1 >> op2) | (op1 << (32 - op2));
}
/** \brief Breakpoint
```

This function causes the processor to enter Debug state.

Debug tools can use this to investigate system state when the instruction at a particular address is reached.

```
value is ignored by the processor.
    \param [in]
                    If required, a debugger can use it to store additional
information about the breakpoint.
#define ___BKPT(value)
"#value)
                                              ASM volatile ("bkpt
#if
          ( CORTEX M \geq 0x03)
/** \brief Reverse bit order of value
    This function reverses the bit order of the given value.
    \param [in] value Value to reverse
    \return
                          Reversed value
  attribute ( ( always inline ) ) STATIC INLINE uint32 t
 RBIT (uint32 t value)
 uint32 t result;
    ASM volatile ("rbit %0, %1": "=r" (result): "r" (value) );
   return(result);
}
/** \brief LDR Exclusive (8 bit)
    This function performs a exclusive LDR command for 8 bit value.
    \param [in] ptr Pointer to data
    \return
                         value of type uint8_t at (*ptr)
 _attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t
 LDREXB (volatile uint8 t *addr)
{
    uint32 t result;
#if (_GNUC__ > 4) || (_GNUC__ == 4 && _GNUC_MINOR__ >= 8)
__ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
#else
    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
      accepted by assembler. So has to use following less efficient
pattern.
    ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) :
"memory" );
#endif
   return ((uint8 t) result); /* Add explicit type cast here */
/** \brief LDR Exclusive (16 bit)
```

```
This function performs a exclusive LDR command for 16 bit values.
    \param [in] ptr Pointer to data
    \return
                  value of type uint16 t at (*ptr)
 attribute ( ( always inline ) ) STATIC INLINE uint16 t
 LDREXH (volatile uint16 t *addr)
    uint32 t result;
#if (_GNUC__ > 4) || (_GNUC__ == 4 && _GNUC_MINOR__ >= 8)
   _ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
#else
    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
      accepted by assembler. So has to use following less efficient
pattern.
    ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) :
"memory");
#endif
  return ((uint16 t) result); /* Add explicit type cast here */
/** \brief LDR Exclusive (32 bit)
    This function performs a exclusive LDR command for 32 bit values.
    \param [in] ptr Pointer to data
                  value of type uint32 t at (*ptr)
    \return
 LDREXW(volatile uint32 t *addr)
    uint32_t result;
    ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
  return(result);
}
/** \brief STR Exclusive (8 bit)
    This function performs a exclusive STR command for 8 bit values.
    \param [in] value Value to store
    \param [in] ptr Pointer to location
                   0 Function succeeded
    \return
    \return
                   1 Function failed
 attribute ( ( always inline ) ) STATIC INLINE uint32 t
  STREXB (uint8 t value, volatile uint8 t *addr)
  uint32 t result;
    ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) :
"r" ((uint32 t)value) );
  return (result);
}
```

```
/** \brief STR Exclusive (16 bit)
   This function performs a exclusive STR command for 16 bit values.
   \param [in] value Value to store
   \param [in]
                 ptr Pointer to location
                   0 Function succeeded
   \return
   \return
                    1 Function failed
 _attribute__( ( always_inline ) ) __STATIC INLINE uint32 t
 STREXH(uint16 t value, volatile uint16 t *addr)
  uint32 t result;
    ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) :
"r" ((uint32 t)value) );
  return(result);
/** \brief STR Exclusive (32 bit)
   This function performs a exclusive STR command for 32 bit values.
   \param [in] value Value to store
   \param [in] ptr Pointer to location
                   0 Function succeeded
    \return
                    1 Function failed
   \return
 attribute__( ( always inline ) ) STATIC INLINE uint32 t
 _STREXW(uint32_t value, volatile uint32 t *addr)
  uint32 t result;
    ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) :
"r" (value) );
  return(result);
/** \brief Remove the exclusive lock
   This function removes the exclusive lock which is created by LDREX.
* /
 attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)
   ASM volatile ("clrex" ::: "memory");
/** \brief Signed Saturate
   This function saturates a signed value.
    \param [in] value Value to be saturated
    \param [in] sat Bit position to saturate to (1..32)
   \return
                       Saturated value
```

```
#define SSAT(ARG1,ARG2) \
 uint32 t RES,
                 ARG1 = (ARG1); \setminus
 __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) );
  RES; \
 })
/** \brief Unsigned Saturate
   This function saturates an unsigned value.
   \param [in] value Value to be saturated
   \param [in] sat Bit position to saturate to (0..31)
   \return
                     Saturated value
#define USAT(ARG1,ARG2) \
 uint32 t RES,
                 ARG1 = (ARG1); \setminus
  __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) );
   RES; \
 })
/** \brief Count leading zeros
   This function counts the number of leading zeros of a data value.
   \param [in] value Value to count the leading zeros
                     number of leading zeros in value
 attribute ( ( always inline ) ) STATIC INLINE uint8 t CLZ(uint32 t
value)
 uint32 t result;
  _ASM volatile ("clz \$0, \$1" : "=r" (result) : "r" (value) );
  return ((uint8_t) result);    /* Add explicit type cast here */
\#endif /* ( CORTEX M >= 0x03) */
#elif defined ( __ICCARM__ ) /*----- ICC Compiler ------
/* IAR iccarm specific functions */
#include <cmsis iar.h>
#elif defined ( TMS470 ) /*----- TI CCS Compiler -----
----*/
/* TI CCS specific functions */
#include <cmsis ccs.h>
#elif defined ( TASKING ) /*----- TASKING Compiler ----
----*/
/* TASKING carm specific functions */
```

```
^{\star} The CMSIS functions have been implemented as intrinsics in the
compiler.
 * Please use "carm -?i" to get an up to date list of all intrinsics,
* Including the CMSIS ones.
\#elif defined ( CSMC ) /*----- COSMIC Compiler -----
____*/
/* Cosmic specific functions */
#include <cmsis csm.h>
#endif
/*@}*/ /* end of group CMSIS Core InstructionInterface */
#endif /* CORE CMINSTR H */
* @file circbuf.h
 * @brief function and structure definitions for circular buffer
* this file contains the structure of a circular buffer, along with
 * abstractions. This circular buffer is meant to be utilized for a UART
 * communication system over GPIO pins
* Should be interrupt safe by utilizing the volatile keyword, and
other
* safeguard techniques
* @author Seth Miers and Jake Cazden
 * @date March 04, 2018
* TODO should all size ts be ints?
 */
#ifndef __CIRCBUF_H_
#define CIRCBUF H
#include <stdint.h> /* for std ints: uint8 t, uint32 t */
#include <stddef.h> /* for size t */
#ifdef KL25Z
#include "MKL25Z4.h"
#endif
/*
* quickly change what the type of the buffer is
#define BUFFER TYPE uint8 t
* The KL25Z needs to specifically disable interrupts
#ifdef KL25Z
#define START CRITICAL() enable irq()
#define END_CRITICAL() __disable_irq()
#else
```

```
#define START CRITICAL()
#define END CRITICAL()
#endif
/*
^{\star} A structure to implement a FIFO buffer
 * TODO need to understand volatile should it be used here?
typedef struct {
    volatile BUFFER TYPE* base;
                                            // The base address of the
buffer
                                            // the total size of the
    volatile size t buff size;
buffer
    volatile BUFFER TYPE* head;
                                                   // Where next byte
should be put in the buff
    volatile BUFFER TYPE* tail;
                                                   // Oldest byte in buff
                                            // Number of bytes in buff
    volatile size t num in;
    volatile uint8_t buff_empty_flag:1;
                                            // Flag to show if the buffer
is empty
    volatile uint8 t buff full flag:1;
                                            // Flag to show if the buffer
is full
    volatile uint8 t buff ovf flag:1;
                                            // Flag to show that the
buffer has overflowed
    volatile uint8 t buff destroyed flag:1; // Flag to show that the
buffer has been freed
} CB t;
 * An enumerator to allow for readability of errors
typedef enum {
    SUCCESS,
    BAD POINTER,
    NO LENGTH,
    POSITION TOO LARGE,
    DOUBLE FREE,
    NO BUFFER IN MEMORY,
    FULL,
    EMPTY,
    CRITICAL ERROR
} CB e;
 * An enumerator to set and unset flags
typedef enum {
    UNSET = 0,
    SET = 1
} CB f;
/* @brief initializes the circular buffer with default values
 * the circularbuffer must already be allowcated when it is
 * passed in. The function will then create dynamic memory
 * to allocate the entire buffer. It will then set the
 * head, tail, and other values to be what they should be.
 * destroy must be called before free-ing the CB that
 * is passed in, otherwise a stack overflow may occur.
```

```
* @param[in] CB_t* the CB_t object to initialize
 * @param[in] size_t the size of the buffer to initialize
 * @return CB e This function returns the CB e typedef to indicate errors
CB e CB init(CB t* circbuff, size t buffer size);
/* @brief frees the entire circular buffer
 * this function simply frees the dynamic memory that it allowcated
 * when initializing the function.
 * @param[in] CB t* the CB t object to destroy
 * @return CB_e This function returns the CB_e typedef to indicate errors
CB_e CB_destroy(CB_t* circbuff);
/\star @brief adds an item to the circular buffer
 * add an item in memory tot he circular buffer
 * increment the head, and update all the flags
* @param[in] CB t* the CB t object to operate on
 * @param[in] BUFFER TYPE the object to add into the buffer
 * @return CB e This function returns the CB e typedef to indicate errors
 * /
CB e CB buffer add item(CB t* circbuff, BUFFER TYPE data);
/* @brief removes an item from the circular buffer
* removes an item from the circular buffer by
 * incrementing the tail an decrementing the num in
 * @param[in] CB t* the CB t object to operate on
 * \operatorname{@param[out]} \operatorname{BUFFER} TYPE* put the data removed into this pointer
 * @return CB e This function returns the CB e typedef to indicate errors
CB_e CB_buffer_remove_item(CB_t* circbuff, BUFFER_TYPE* data);
/* @brief checks to see if the buffer is full
 * simply checks the full flag of the buffer to see
 ^{\star} if the head ever passed the tail
 * @param[in] CB_t# the CB_t object to operate on
 * @return CB e This function returns the CB e typedef to indicate errors
 */
CB e CB is full(CB t* circbuff);
/\star @brief checks to see if the buffer is empty
 * simply checks the empty flag of the buffer
 * to see if the head and tail are equal and
 * there is no data in the buffer
 * @param[in] CB t* the CB t object to operate on
 * @return CB e This function returns the CB e typedef to indicate errors
 * /
```

```
CB_e CB_is_empty(CB_t* circbuff);
/* @brief returns the value in the buffer at a position back from the
head
* peeking at the 0th value will just return the last value
 * that was put into the buffer.
 * @param[in] CB t* the CB t object to operate on
 * @param[in] size t the index away from the head
 * @param[out] BUFFER_TYPE* put the data peeked at into this pointer
 * @return CB e This function returns the CB e typedef to indicate errors
CB e CB peek(CB t* circbuff, size t position, BUFFER TYPE* data);
#endif /*__CIRCBUF_H__*/
* @file conversion.h
* @brief this file contains implementations of integer to character
* This contins functions for integer to character array conversion in
mulitple
* bases, as well as an exponentiation function (not optimized),
primarily
* for use with these functions. it also defines offsets into the ASCII
table
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
 * */
#ifndef __CONVERSION_H_
#define CONVERSION H
/* needed for function prototypes */
#include <stdint.h>
#define BASE 2 (2)
#define BASE 3 (3)
#define BASE 4 (4)
#define BASE 5 (5)
#define BASE 6 (6)
#define BASE 7
               (7)
#define BASE 8
               (8)
#define BASE_9 (9)
#define BASE 10 (10)
#define BASE 11 (11)
#define BASE 12 (12)
#define BASE 13 (13)
#define BASE 14 (14)
#define BASE 15
                 (15)
#define BASE 16
                 (16)
#define BASE 2 MAXDIGITS (32)
#ifndef ASCII OFFSETS
#define ASCII OFFSETS
#define ASCII OFFSET 0 (48)
#define ASCII OFFSET 9 (57)
```

```
#define ASCII OFFSET A (65)
#define ASCII OFFSET Z
                        (90)
#define ASCII_OFFSET_A_ADDITION (55)/*10+55= 'A' for hex interpreting*/
#define ASCII_OFFSET_F (70)
#define ASCII OFFSET LA
                        (97)
#define ASCII OFFSET LZ
                        (122)
#define ASCII OFFSET LA ADDITION (87)/*10+87= 'a' for hex interpreting*/
#define ASCII OFFSET LF (102)
#define ASCII OFFSET EOF (4)
#endif
/**
* @brief take the exponent of a number
* This function takes in a number (base)
 * and raises it to an exponent (power)
 * @param base is equal to X in the expression X^Y (where ^ is exponent)
 * @param power is equal to Y in the expression X^Y (where ^ is exponent)
 * @return int8 t the result of the exponent
int32 t exponent(int32 t base,int32 t power);
* @brief function to convert an integer to ascii equivalant
* This function takes in an integer and converts it
 * to an array of bytes that represent the ascii
 * value of that number in a particular base. A null
 * terminator '\0' is placed at the end of the string.
 * A negative sign is included at the begining of the
 * string if needed.
 * The entire function is done using only
 * pointer arithmetic.
 * @param data the 32 bit signed integer that we wish to convert
 * @param ptr is a pointer to an array of bytes that will be written to
               this poitner must be at least 32 bytes long
 * @param base is the base we want to convert to, bases 2-16 are
supported
 * @return uint8 t the length of the string (including the minus sign)
uint8 t my itoa(int32 t data, uint8 t * ptr, uint32 t base);
/**
* @brief function to convert an ascii string into an integer
* This function takes in an array of data (ptr) and
 * convertes it to the 4byte equivalant. It is assumed
 * that the array of ascii formatted bytes (string) that
 * is passed in is null '\0' terminated. However,
 * the number of digits in this string is also passed in.
 * The function can convert anything of base 2 to 16.
 * The first character of the string may be a '-' to
 * indicate that it is a negative number.
 * The entire function is done using only
 * pointer arithmetic.
```

```
* @param ptr a pointer to the array of bytes that store ascii characters
 ^{\star} @param digits the number of characters in the string
 * @param base is the base we want to convert from, bases 2-16 are
supported
 * @return int8 t the converted number
 */
int32 t my atoi(uint8 t * ptr, uint8 t digits, uint32 t base);
#endif /* CONVERSION H */
/**
 * @file data.h
 * @brief functions to examine platform specific data type behavior
 * contains functions for printing system specific type sizes, as well as
 * manually determining endianness, and swapping endianness on a given
piece
 * of data, rendered as a byte array
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
 */
#ifndef DATA H
#define DATA H
/* Type definitions needed for function prototypes */
#include <stdint.h>
#include <stddef.h>
#define LITTLE ENDIAN 0
#define BIG ENDIAN 1
#define SWAP NO ERROR 0
#define SWAP ERROR -1
/**
* @brief function prints the size of c standard types
\star this function calls size of, and stores the values in a temporary
 * the size t is reused for each call to size of
 * utilizes platform independent PRINTF macro to print information on
variable
 * type and size
 * reports on
        char, short, int, long, double, float,
        unsigned char, unsigned int, unsigned long,
        signed char, signed int, signed long
 * @param this takes in no parameters
 * @return void returns nothing
void print_cstd_type_sizes();
/**
* @brief this function prints the stdint type sizes
 * this function calls sizeof, and stores the values in a temporary
size t
```

```
* the size t is reused for each call to sizeof
 * utilizes platform independent PRINTF macro to print information on
variable
 * type and size
 * reports on
       int8 t, uint8 t, uint16 t, int32 t, uint32 t
       uint fast8 t, uint fast16 t, uint fast32 t
       uint least8 t, uint least16 t, uint least32 t
        size t, ptrdiff t
 * @param this takes in no parameters
 * @return void returns nothing
void print stdint type sizes();
/**
* @brief this function prints pointer sizes for a variety of types
* this function calls sizeof, and stores the values in a temporary
size t
 * the size t is reused for each call to size of
* utilizes platform independent PRINTF macro to print information on
variable
 * type and size
 * reports on
       char *, short *, int *, double *, float *, void *,
        int8 t *, int16 t *, int32 t *,
       char **, int **, void **
 * @param this takes in no parameters
 * @return void returns nothing
void print pointer sizes();
/**
* @brief this function reverses the endianness of a datatype
* this function uses my_reverse to swap a piece of data's bytewise
endianness
* it then returns a success or failure code accordingly
 * returns either SWAP NO ERROR or SWAP ERROR
* @param data is a pointer to the first byte of the data input
 * @param type_length holds the length of the data as with sizeof(data)
 * @return int32 t a macro return code signifying swap success or
failure;
int32 t swap data endianness(uint8 t * data, size t type length);
/**
* @brief this function determines the endianness of the system
* this function manually creates a multibyte varible, then determines
* if it is stored in big or little endian format
 * @param this function takes in no parameters
 * @return uint32 t returns BIG ENDIAN=1 or LITTLE ENDIAN=0
 * /
```

```
uint32 t determine endianness();
#endif /* DATA H */
/**
* @file debug.h
* @brief contains functions for debug printing of memory
* contains a function to print hex from memory for a specified length
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
 */
#ifndef __DEBUG_H__
#define DEBUG H
/* needed for function prototypes */
#include <stdint.h>
* @brief function to print the bytes in memory starting at an address
* This function takes in a pointer to the start of some
* memory region and starts pringing out hex bytes
* for the number of bytes specified.
* @param start a pointer to the start of the memory region
* @param length the number of bytes to read back
 * @return void don't return anything
 */
void print array(void * start, uint32 t length);
#endif /* DEBUG H */
/**
 * @file logger.h
 * @brief this file contains blocking binary log functions for use on the
FRDM and BBB boards
 * @author Seth Miers and Jake Cazden
* @date April 29, 2018
 */
#ifndef LOGGER H
#define LOGGER H
#include <stdint.h> /* for uint8 t */
#include <stddef.h> /* for size t */
/* what the circular buffer should initialize to *//*doubled this to fit
tx message -JC*/
#define LOG BUFFER LENGTH
                                        (1024)
#define SIM_SOPT1_OSC32KSEL_1KLPO
                                        (3)
#define SIM_SOPT2_RTCCLKOUTSEL_CLEAR
                                        (1)
#define SIM SCGC6 RTC ENABLED
                                        (1)
#define RTC CR OSCE ENABLED
                                       (1)
#define RTC CR UM DISABLED
                                        (0)
#define RTC CR SUP ENABLED
                                        (1)
```

```
#define RTC CR WPE DISABLED
                                          (0)
#define RTC_CR_SWR_NORESET
                                          (0)
#define RTC_IER_TSIE_ENABLED
                                          (1)
#define RTC_IER_TAIE_DISABLED
                                          (0)
#define RTC IER TOIE DISABLED
                                          (0)
#define RTC IER TIIE DISABLED
                                          (0)
#define RTC SR TCE ENABLE
                                          (1)
typedef enum {
    LOGGER SUCCESS=0,
    LOGGER FAILURE
} log ret;
typedef enum {
    FUNC CIRCBUF=0,
    FUNC CONVERSION,
    FUNC DATA,
    FUNC DEBUG,
    FUNC LOGGER,
    FUNC LOGGER QUEUE,
    FUNC MAIN,
    FUNC MEMORY,
    FUNC NORDIC,
    FUNC_PORT,
    FUNC PROJECT1,
    FUNC PROJECT2,
    FUNC PROJECT3,
    FUNC_PROJECT4,
    FUNC SPI,
    FUNC UART,
    FUNC UNITTEST
} mod e;
typedef enum {
    SYSTEM_ID=0,
    SYSTEM_VERSION,
    LOGGER_INITIALIZED,
    GPIO INITIALIZED,
    SYSTEM INITIALIZED,
    SYSTEM HALTED,
    INFO,
    WARNING,
    ERROR,
    PROFILING_STARTED,
    PROFILING_RESULT,
    PROFILING COMPLETED,
    DATA RECIEVED,
    DATA ANALYSIS STARTED,
    DATA ALPHA COUNT,
    DATA NUMERIC COUNT,
    DATA PUNCTUATION COUNT,
    DATA MISC COUNT,
    DATA_ANALYSIS COMPLETED,
    HEARTBEAT,
    CORE DUMP
} log e;
typedef struct{
```

```
log e LogID;
   mod e ModuleID;
    uint16 t LogLength;
    uint32_t Timestamp;
   uint8 t* PayloadData;
    uint8 t Checksum;
}log t;
/* @brief initialize the logger engine
 * @param none
 * Greturn success or failure of logger system initialization.
log_ret logger init();
/* @brief log an arbitrary datatype as a byte array and length
 * @param[in] uint8 t* a pointer to the data to be logged
* param[in] uint16 t the length of the data, no larger than 2^16-1
* @return returns success or failure of logging attempt
log ret log data(log e log, mod e module, uint16 t length, uint8 t*
/* @brief log a c style string, relies on null termination.
 * param[in] uint8 t* a pointer to the c string to be logged
 * @return returns success or failure of logging attempt
log ret log string(log e log, mod e module, uint8 t* string);
/* @brief log a numeric type cast as a uint32 t.
* this function converts the input number into a byte array, then logs
that
* @param[in] uint32 t a cast version of any 32 bit or smaller numeric
 * @return returns success or failure of logging attempt
log ret log integer(log e log, mod e module, uint32 t num);
/* @brief blocks until the log buffer is empty
 * @param none
* @return none, returns void
void log flush();
/* @brief pushes an item into the logging queue. does not directly log
data
 * param[in] log_t* a pointer to a log type to be pushed into the queue
 * @return returns success or failure of loading queue with log data
log ret log item(log t loginput);
#ifdef KL25Z
/*@brief acts as heartbeat timer interrupt
```

```
* @param none
 * @return none
void RTC Seconds IRQHandler();
#endif
#endif /* LOGGER H */
* @file logger_queue.h
* @brief function and structure definitions for logger queue structure
 * this file contains the structure of a circular buffer implementing a
logging queue,
* along with access abstractions. This circular buffer is meant to be
utilized for a UART
* communication system over GPIO pins
 * Should be interrupt safe by utilizing the volatile keyword, and
other
* safeguard techniques
 * @author Seth Miers and Jake Cazden
 * @date April 29, 2018
 * TODO should all size ts be ints?
 */
#ifndef __LOGGER_QUEUE_H_
#define LOGGER QUEUE H
#include <stdint.h> /* for std ints: uint8 t, uint32 t */
#include <stddef.h> /* for size t */
#include "logger.h"
#ifdef KL25Z
#include "MKL25Z4.h"
#endif
 * The KL25Z needs to specifically disable interrupts
#ifdef KL25Z
#define START_CRITICAL() __enable_irq()
#define END_CRITICAL() __disable_irq()
#else
#define START CRITICAL()
#define END CRITICAL()
#endif
/*
^{\star} A structure to implement a FIFO buffer
 * TODO need to understand volatile should it be used here?
 */
typedef struct {
   volatile log t** base;
                                       // The base address of the buffer
   volatile size t buff size;
                                             // the total size of the
buffer
```

```
volatile log t** head;
                                            // Where next byte should be
put in the buff
   volatile log t** tail;
                                             // Oldest byte in buff
   volatile size_t num_in;
                                           // Number of bytes in buff
    volatile uint8_t buff_empty_flag:1;
                                           // Flag to show if the buffer
is empty
   volatile uint8 t buff full flag:1;
                                           // Flag to show if the buffer
    volatile uint8 t buff ovf flag:1; // Flag to show that the
buffer has overflowed
    volatile uint8 t buff destroyed flag:1; // Flag to show that the
buffer has been freed
} LQ t;
 * An enumerator to allow for readability of errors
typedef enum {
   LOGQUEUE SUCCESS,
   LOGQUEUE BAD POINTER,
   LOGQUEUE NO LENGTH,
   LOGQUEUE POSITION TOO LARGE,
   LOGQUEUE DOUBLE FREE,
   LOGQUEUE NO BUFFER IN MEMORY,
   LOGQUEUE FULL,
   LOGQUEUE EMPTY,
   LOGQUEUE CRITICAL ERROR
} LQ e;
 * An enumerator to set and unset flags
typedef enum {
   LOGGER UNSET = 0,
   LOGGER SET = 1
/* @brief initializes the circular buffer with default values
* the circularbuffer must already be allowcated when it is
 * passed in. The function will then create dynamic memory
 * to allocate the entire buffer. It will then set the
 * head, tail, and other values to be what they should be.
 * destroy must be called before free-ing the LQ that
 * is passed in, otherwise a stack overflow may occur.
* @param[in] LQ t* the LQ t object to initialize
 * @param[in] size t the size of the buffer to initialize
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ e LQ init(LQ t* logbuff, size t buffer size);
/* @brief frees the entire circular buffer
* this function simply frees the dynamic memory that it allowcated
 * when initializing the function.
 * @param[in] LQ t* the LQ t object to destroy
```

```
* @return LQ e This function returns the LQ e typedef to indicate errors
LQ_e LQ_destroy(LQ_t* logbuff);
/* @brief adds an item to the circular buffer
 ^{\star} add an item in memory tot he circular buffer
 * increment the head, and update all the flags
 * @param[in] LQ t* the LQ t object to operate on
 * @param[in] log t* the object to add into the buffer
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ e LQ buffer add item(LQ t* logbuff, log t* data);
/* @brief removes an item from the circular buffer
 * removes an item from the circular buffer by
 * incrementing the tail an decrementing the num in
 * @param[in] LQ t* the LQ t object to operate on
 * @param[out] log t** put the data removed into this pointer
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ e LQ buffer remove item(LQ t* logbuff, log t** data);
/* @brief checks to see if the buffer is full
 * simply checks the full flag of the buffer to see
 * if the head ever passed the tail
 * @param[in] LQ t# the LQ t object to operate on
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ e LQ is full(LQ t* logbuff);
/* @brief checks to see if the buffer is empty
 * simply checks the empty flag of the buffer
 * to see if the head and tail are equal and
 * there is no data in the buffer
 * @param[in] LQ t* the LQ t object to operate on
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ e LQ is empty(LQ t* logbuff);
/* @brief returns the value in the buffer at a position back from the
head
 * peeking at the Oth value will just return the last value
 * that was put into the buffer.
 * @param[in] LQ t* the LQ t object to operate on
 * @param[in] size t the index away from the head
 * @param[out] log t** put the data peeked at into this pointer
 * @return LQ e This function returns the LQ e typedef to indicate errors
 * /
```

```
LQ e LQ peek(LQ t* logbuff, size t position, log t** data);
#endif /* LOGGER QUEUE H */
* @file memory.h
 * @brief contains functions for allocating, freeing, and copying memory
 * this contains numerous functions for the allocation, movement, and
freeing
 * of memory, utilizing software, not hardware specific functionality.
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
 * /
#ifndef __MEMORY_H_
#define MEMORY H
/* Type definitions needed for function prototypes */
#include <stdint.h>
#include <stddef.h>
#define DMAMUX CLOCKGATE ENABLE
                                         (1)
#define DMA CLOCKGATE ENABLE
                                         (1)
#define DMAMUX CHCFG SINGLETRIGGER
                                         (0)
#define DMAMUX CHCFG DISABLE
                                         (0)
#define DMAMUX_CHCFG_ENABLE
                                         (1)
#define DMAMUX CHCFG SOURCE ALWAYSON 60 (0x3C)
#define DMA DSR BCR DONE WRITETOCLEAR
                                       (1)
                                         (0x0FFFFF)
#define DMA DSR BCR BCRMAXVALUE
#define DMA_DCR INTERRUPT ON COMPLETE
                                         (1)
#define DMA DCR NO PERIPHERAL REQUEST
                                         (0)
#define DMA DCR CONTINUOUS OPERATION
                                         (0)
#define DMA DCR NO AUTOALIGN
                                         (0)
#define DMA DCR AUTOALIGN
                                         (1)
#define DMA DCR NO ASYNCH REQUESTS
                                         (0)
#define DMA DCR NO SOURCE INCREMENT
                                         (0)
#define DMA_DCR_INCREMENT_SOURCE
                                         (1)
#define DMA_DCR_TRANSFERSIZE 32BIT
                                         (0)
#define DMA DCR TRANSFERSIZE 8BIT
                                         (1)
#define DMA DCR TRANSFERSIZE 16BIT
                                         (2)
#define DMA DCR NO DEST INCREMENT
                                         (0)
#define DMA DCR INCREMENT DEST
                                         (1)
#define DMA DCR START DISABLE
                                         (0)
#define DMA DCR START ENABLE
                                         (1)
#define DMA_DCR_NO_SOURCE_MODULO
                                         (0)
#define DMA DCR NO DEST MODULO
                                         (0)
#define DMA DCR DISABLE REQUEST OFF
                                         (0)
#define DMA DCR CHANNEL LINK DISABLED
                                         (0)
typedef enum {
    DMA SUCCESS,
    DMA BAD INDEX,
    DMA BAD POINTER,
    DMA NO LENGTH,
    DMA BCR LENGTH OVERFLOW,
    DMA BAD SIZE,
    DMA BUSY,
    DMA ERROR
} DMA e;
```

```
* @brief function to set an array of bytes all to the same value using
DMA.
* This function takes in a poitner to an array of bytes
* then for a given number of bytes, writes a value to each
 * of those bytes. This funciton uses DMA requests
 ^{\star} to do the writes. This is designed to work on 1, 2, and 4
 * byte transfer sizes. This will trigger an interrupt when completed.
 ^{\star} This is currently only supported for the KL25Z FRDM Board
* @param src a pointer to the array of bytes that we will write over
 * @param length the number of bytes to iterate through
 * @param value the value to write to every byte in the array
 * @return uint8_t a pointer to the source (simply returns src)
uint8 t * memset dma(uint8 t * src, size t length, uint8 t value, size t
transfer);
/**
* @brief function to copy one byte array to another (overlap) using DMA.
* This function takes in 2 pointers to byte arrays.
 * A source and a destination pointer are provided
 * to the function as well as the length of the source bytes
 * so the function knows how many to move over.
 * This function handles overlap so that the data moved
 * does not become corrupted. this function uses DMA requests
 * to do the memory moves. This is designed to work on 1, 2, and 4
 * byte transfer sizes. This will trigger an interrupt when completed.
 * This is currently only supported for the KL25Z FRDM Board
 * @param src a pointer to the array of bytes that we will move from
 * @param dst a pointer to the array of bytes that we will move to
 * @param length the number of bytes to move
 * @return uint8_t a pointer to the destination
uint8 t * memmove dma(uint8 t * src, uint8 t * dst, size t length, size t
transfer);
/**
* @brief function to copy one byte array to another (overlap)
 * This function takes in 2 pointers to byte arrays.
 * A source and a destination pointer are provided
 * to the function as well as the length of the source bytes
 * so the function knows how many to move over.
 * This function handles overlap so that the data moved
 * does not become corrupted.
 * This function is implemented
 * using only pointer arithmetic.
 * @param src a pointer to the array of bytes that we will move from
 * @param dst a pointer to the array of bytes that we will move to
 * @param length the number of bytes to move
 * @return uint8 t a pointer to the destination
```

```
* /
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length);
* @brief function to copy one byte array to another (no overlap)
* This function takes in 2 pointers to byte arrays.
* A source and a destination pointer are provided
 * to the function as well as the length of the source bytes
 * so the function knows how many to copy over.
 * This function does not handle overlap, so data can become corrupted.
 * This function is implemented
 * using only pointer arithmetic.
* @param src a pointer to the array of bytes that we will copy from
 * @param dst a pointer to the array of bytes that we will copy to
 * @param length the number of bytes to copy
 \star @return uint8 t a pointer to the destination
uint8 t * my memcpy(uint8 t * src, uint8 t * dst, size t length);
/**
* @brief function to set an array of bytes all to the same value
* This function takes in a poitner to an array of bytes
 * then for a given number of bytes, writes a value to each
 * of those bytes.
 * This function is implemented
* using only pointer arithmetic.
* @param src a pointer to the array of bytes that we will write over
 ^{\star} @param length the number of bytes to iterate through
 * @param value the value to write to every byte in the array
 * @return uint8 t a pointer to the source (simply returns src)
uint8_t * my_memset(uint8_t * src, size_t length, uint8_t value);
/**
* @brief function to write 0 to an array of bytes
 * This function takes in a pointer to an array of bytes
 * then for a given number of bytes, writes zero to each
 * of those bytes.
 * This function is implemented
* using only pointer arithmetic.
* @param src a pointer to the array of bytes that we will write to 0
 * @param length the number of bytes to write
 * @return uint8 t a pointer to the source (simply returns src)
uint8 t * my memzero(uint8 t * src, size t length);
* @brief function to reverse an array of bytes
 * This function takes in a pointer to an array of bytes
 * and the length of the array. It then reverses all of the
```

```
* bytes so the first byte becomes the last and the
 * last byte becomes the first.
 * This function is implemented
* using only pointer arithmetic.
* @param src a pointer to the array of bytes that we will reverse
 * @param length the number of bytes to reverse
 * @return uint8 t a pointer to the source (simply returns src)
 * /
uint8 t * my reverse(uint8 t * src, size t length);
* @brief function to allowcate an array of size t
* create an area in dynamic memory that is
 * reserved for future used. Specifically, this
 * function creates an array of size t of length
 * length.
 * This function is implemented
 * using only pointer arithmetic.
 * @param length the length of the array to create
 * Greturn void a pointer to the memory location in dynamic memory
void * reserve words(size t length);
/**
* @brief function to free the dynamic memory created
* This function frees the dynamic memory created,
 * usually created by reserve words. This function
 * makes sure that the memory can be used or
 * reserved in the future. The function then
 * returns if it was successful.
 * This function is implemented
* using only pointer arithmetic.
* @param src a pointer to the start of the memory we need to free
 * @return uint8 t an error code (0 or 1) iff the operation was
successful
* /
uint8 t free words(void * src);
^{\star} @brief function to setup dma for different transfers
* this function takes in the DMA to use, address(s), transfer size,
^{\star} and asociated DMA information and configures the registers properly to
utilize DMA
 * @param
* Greturn DMA e, this function returns an error type related to improper
dma configuration
* */
DMA e setup memtransfer dma(uint8 t* src, uint8 t src len, uint8 t* dst,
                            size t transfersize, size t length);/*,
uint8 t dma index)*/
```

```
* @brief DMA IRQ handler, for use with the DMA complete trigger
* @param none, this function takes no inputs
 * @return void, this function has no return value
 * */
void DMA0 IRQHandler();
#endif /* ___MEMORY_H__ */
/*
* @file nordic.h
 * @brief
 * Abstraction layer for the nordic NRF chip
 * it's assumed that the NRF is connected to the KL25Z in the following
manner
               NRF
                    KL25z
 *-----
         GND -> GND
VCC -> 3.3V
         CSN
               -> PTD0
               -> PTD5
         CE
         SCK
               -> PTD1
         MOSI -> PTD2
         MISO -> PTD3
                    NC
               ->
         IRQ
   @author Seth Miers and Jake Cazden
   @date March 15, 2018
#ifndef __NORDIC_H_
#define NORDIC H
#define NRF STATUS REG (0x00)
#define NRF_TXADDR_REG (0x10)
#define NRF_POWER_UP (1)
#define NRF POWER DOWN (0)
#define NRF POWER UP MASK (0x02)
/* RF SETUP REGISTER
 * The RF setup register on the NRF device is used
 * for setting up how the device outputs.
 * The output power, the low noise amplifier, the data rate,
 * and the PLL are all configured here.
 * For more information see the datasheet by searching for:
 * nRF24L01_Product_Specification_v2_0.pdf
 */
/* CONFIG REGISTER
 * The configuration register on the NRF device is used
 * for setting up the device, enabling and disabling it,
 * enabling or disabling TX, enabling or disabling RX, then
 * powering up or powering down the device. For more information
 * see the NRF datasheet by searching for:
 * nRF24L01 Product Specification v2 0.pdf
/* RF CHANNEL REGISTER
```

```
* The RF Channel register is used for setting up the transmit
 * channel. This channel is used so that multiple devices all
 * transmitting over the same frequency can still communicate properly.
 * For more information see the NRF datasheet at:
 * nRF24L01 Product Specification v2 0.pdf
 */
/* STATUS REGISTER
 * The Status register on the NRF device is to show the current
 * status of the device. The status includes things such as if the data
 * has been properly transmitted, how many times data should attempt
 * to transmit, if there is anything in the RX buffer, if a fifo
 ^{\star} should be used for the RX buffer, and if the TX buffer is full.
 * For more information see the NRF datasheet by searching for:
 * nRF24L01 Product Specification_v2_0.pdf
 */
/* FIFO STATUS REGISTER
 ^{\star} The FIFO status register on the NRF device shows
 * detailed information on the status of the RX and TX FIFO.
 * This register will represent if the TX has had any reuse,
* and if the RX and TX FIFOs are full or empty. For more
 * information see the NRF datasheet by searching for:
 * nRF24L01 Product Specification v2 0.pdf
 */
#include <stdint.h>
/**
* @brief reads a register and returns the value
* read a register off of the nrf chip and
 * return the result
 * @param unit8 t readRegister the register to read
 * @return uint8 t the value of the reigster
uint8 t nrf read register(uint8 t readRegister);
/**
* @brief writes to a single register
 * write to a register on the nrf chip
 * @param uint8 t writeRegister the register to write to
 * @param uint8_t value the value to write to the register
 * @return uint8 t the value of the register
void nrf write register(uint8 t writeRegister, uint8 t value);
/**
* @brief reads the status register and returns the result
 * The Status register on the NRF device is to show the current
 * status of the device. The status includes things such as if the data
 * has been properly transmitted, how many times data should attempt
* to transmit, if there is anything in the RX buffer, if a fifo
 * should be used for the RX buffer, and if the TX buffer is full.
 * For more information see the NRF datasheet by searching for:
 * nRF24L01 Product Specification_v2_0.pdf
```

```
* @param none
 * @return uint8 t the value of the reigster
uint8 t nrf read status();
/**
 * @brief write to the nrf config register
 ^{\star} The configuration register on the NRF device is used
 * for setting up the device, enabling and disabling it,
 * enabling or disabling TX, enabling or disabling RX, then
 * powering up or powering down the device. For more information
 * see the NRF datasheet by searching for:
 * nRF24L01 Product Specification v2 0.pdf
 * @param uint8_t config the config to write
 * @return void
void nrf write config(uint8 t config);
 * @brief read the rf setup register
 * The RF Channel register is used for setting up the transmit
 * channel. This channel is used so that multiple devices all
 * transmitting over the same frequency can still communicate properly.
 * For more information see the NRF datasheet at:
 * nRF24L01 Product Specification v2 0.pdf
 * @param none
 * @return uint8 t the value of the reigster
uint8 t nrf read rf ch();
/**
* @brief read the 5 bytes for the TX addr
 * @param out uint8 t * address the tx address to be returned
 * @return void
 */
void nrf read tx addr(uint8 t * address);
/**
* @brief write the TX addr
 * @param unit8 t * tx addr the tx address to write
 * @return void
void nrf write tx addr(uint8 t * tx addr);
/**
* @brief read the fifo status register
 * The FIFO status register on the NRF device shows
 * detailed information on the status of the RX and TX FIFO.
 * This register will represent if the TX has had any reuse,
 * and if the RX and TX FIFOs are full or empty. For more
 * information see the NRF datasheet by searching for:
 * nRF24L01 Product Specification v2 0.pdf
```

```
* @param none
 * @return uint8_t the value of the reigster
uint8_t nrf_read_fifo_status();
/**
* @brief send the flush tx command
 * @param none
 * @return void
 */
void nrf flush tx fifo();
/**
* @brief send the flush rx command
* @param none
 * @return void
void nrf flush rx fifo();
/**
* @brief enables the nrf chip
 * @param none
* @return void
extern void inline nrf chip enable();
/**
* @brief disables the nrf chip
* @param none
 * @return void
extern void inline nrf chip disable();
/**
^{\star} @brief enables the ability to transmit over RF
 * @param none
 * @return void
 * /
void inline nrf_transmit_enable();
* @brief disables the ability to transmit over RF
* @param none
 * @return void
void inline nrf transmit disable();
#endif /* NORDIC H */
* @file port.h
 * @brief this file contains gpio and led port headers and functions
 * this file contains headers for GPIO setup and accessing, primarily to
```

```
* utilize onboard KL25z LEDs and enabling UART
 * @author Seth Miers and Jake Cazden
 * @date March 04, 2018
*/
#ifndef PORT H
#define PORT H
#include <stdint.h>
/* which gpio pin is the LED on? */
/* These values are for the KL25Z */
#define RGB RED PIN (18)
#define RGB GREEN PIN (19)
#define RGB_BLUE_PIN (1)
/* Macro functions */
#define RGB RED ON() (PORTB Set( RGB RED PIN ))
#define RGB RED OFF() (PORTB Clear( RGB RED PIN ))
#define RGB RED TOGGLE() (PORTB Toggle( RGB RED PIN ))
#define RGB GREEN ON() (PORTB Set( RGB GREEN PIN ))
#define RGB GREEN OFF() (PORTB Clear( RGB GREEN PIN ))
#define RGB GREEN TOGGLE() (PORTB Toggle( RGB GREEN PIN ))
#define RGB_BLUE_ON() (PORTB_Set( RGB_BLUE_PIN ))
#define RGB BLUE OFF() (PORTB Clear( RGB BLUE PIN ))
#define RGB BLUE TOGGLE() (PORTB Toggle( RGB BLUE PIN ))
/* the systick for the KL25z */
* @brief function to initialize the SysTick
 * This function sets up the systick
 * to loop over the maximum value it can
 * and to us the core clock
* @return void
void inline InitSysTick();
* @brief get the current time from systick
 * simply returns the current time of the
 * systick counter by returning the CVR register
 * @return void
 * /
uint32 t inline gettime();
* @brief configures the spi/nrf interface
* Configures the gpio pins to have the proper
* configuration for spi and nrf
 * @param none
 * @return void returns nothing
```

```
*/
void inline GPIO nrf init();
/**
* @brief configures the RGB LEDs
^{\star} configures the gpios to be outputs for the
 * rgb leds. It then sets them to their default
 * values
 * @param none
 * @return void returns nothing
extern void inline GPIO Configure();
/**
 ^{\star} @brief toggles the red LED state
 * turns the red LED on if it's off
 * turns the red LED off if it's on
 * @param none
 * @return void returns nothing
void inline Toggle Red LED();
/**
* @brief sets an output to 1 (active high)
 * @param the bit number to set on portB
 * @return void returns nothing
void PORTB Set(uint8 t bit num);
/**
* @brief sets an output to 1 (active high)
 \star @param the bit number to set on portD
 * @return void returns nothing
void PORTD Set(uint8 t bit num);
* @brief sets an output to 0 (active low)
 * @param the bit number to clear on portB
 * @return void returns nothing
 */
void PORTB Clear(uint8_t bit_num);
/**
* @brief sets an output to 0 (active low)
 * @param the bit number to clear on portD
 * @return void returns nothing
void PORTD Clear(uint8 t bit num);
/**
* @brief toggles the output of the pin
```

```
^{\star} @param the bit number to toggle on portB
 * @return void returns nothing
void inline PORTB Toggle(uint8 t bit num);
/**
* @brief toggles the output of the pin
 \star @param the bit number to toggle on portD
 * @return void returns nothing
 */
void inline PORTD Toggle(uint8 t bit num);
#endif /* PORT H */
/*****************************
****
* Copyright (C) 2017 by Alex Fosdick - University of Colorado
 * Redistribution, modification or use of this software in source or
binarv
* forms is permitted as long as the files maintain this copyright. Users
* permitted to modify this and use it to learn about the field of
embedded
* software. Alex Fosdick and the University of Colorado are not liable
for any
 * misuse of this material.
******************
****/
/**
* @file project1.h
 * @brief This file is to be used to project 1.
 * @author Alex Fosdick
 * @date April 2, 2017
 */
#ifndef PROJECT1 H
#define PROJECT1 H
#include <stdint.h>
#define DATA SET SIZE W (10)
#define MEM SET SIZE B (32)
#define MEM SET SIZE W (8)
#define MEM ZERO LENGTH (16)
#define TEST MEMMOVE LENGTH (16)
#define TEST ERROR
                          (1)
#define TEST NO ERROR
                          (0)
#define TESTCOUNT
                          (8)
/**
* @brief function to run project1 materials
 * This function calls some various simple tests that you can run to test
```

```
* your code for the project 1. The contents of these functions
 * have been provided.
 * @return void
void project1(void);
/**
* @brief function to run project1 data operations
 * This function calls the my itoa and my atoi functions to validate they
 * work as expected for hexadecimal numbers.
 * @return void
int8_t test_data1();
/**
* @brief function to run project1 data operations
 * This function calls the my_itoa and my_atoi functions to validate they
 * work as expected for decimal numbers.
* @return void
int8 t test data2();
/**
* @brief function to test the non-overlapped memmove operation
* This function calls the memmove routine with two sets of data that do
 * over lap in anyway. This function should print that a move worked
correctly
* for a move from source to destination.
* @return void
int8 t test memmove1();
/**
* @brief function to test an overlapped Memmove operation Part 1
* This function calls the memmove routine with two sets of data that not
* over lap. Overlap exists at the start of the destination and the end
of the
* source pointers. This function should print that a move worked
correctly
* for a move from source to destination regardless of overlap.
 * @return void
* /
int8 t test memmove2();
* @brief function to run project1 memmove overlapped test
* This function calls the memmove routine with two sets of data that not
 * over lap. Overlap exists at the start of the source and the end of the
```

```
* destination pointers. This function should print that a move worked
correctly
 * for a move from source to destination regardless of overlap.
 * @return void
int8 t test memmove3();
* @brief function to test the memcopy functionality
 * This function calls the my memcopy functions to validate a copy works
 * correctly.
 * @return void
 * /
int8_t test_memcpy();
* @brief function to test the memset and memzero functionality
* This function calls the memset and memzero functions. This should zero
* the bytes from [] to []. This should set the bytes [] to [] with 0xFF.
 * @return void
 */
int8 t test memset();
 * @brief function to test the reverse functionality
 * This function calls the my reverse function to see if a give set of
ASCII
* characters will properly reverse.
 * @return void
int8 t test reverse();
#endif /* PROJECT1 H */
/**
* @file projec2.h
^{\star} @brief contains function headers for simple data processing of strings
 * this file contains the function headers for performing data parsing on
 ^{\star} strings recieved via UART on the kl25z system
 * @author Seth Miers and Jake Cazden
 * @date March 04, 2018
 */
#ifndef __PROJECT2_H_
#define PROJECT2 H
#include < stdint.h >
#include"conversion.h"
typedef struct{
    uint32 t alphabetic;
    uint32 t numeric;
```

```
uint32 t punctuation;
    uint32 t miscellaneous;
}charcounts;
volatile charcounts statistics;
#define CIRCBUF HOST LENGTH (256)
#ifndef _ ASCII OFFSETS
#define ASCII OFFSETS
#define \overline{ASCII} OFFSET 0 (48)
#define ASCII OFFSET 9 (57)
#define ASCII OFFSET A
                       (65)
#define ASCII_OFFSET_Z (90)
#define ASCII_OFFSET_A_ADDITION (55)/*10+55= 'A' for hex interpreting*/
#define ASCII OFFSET F (70)
#define ASCII OFFSET LA (97)
#define ASCII OFFSET LZ (122)
#define ASCII OFFSET LA ADDITION (87)/*10+87= 'a' for hex interpreting*/
#define ASCII_OFFSET_LF (102)
#define ASCII OFFSET EOF (0x4)
#endif
 *@brief interprets a datastream recieved over UART, finishes on EOF
 * @param none
 * @return void returns nothing
void project2();
 *@brief prints a datastream back to the user over UART or in terminal on
HOST
* @param none
 * @return void returns nothing
* */
void dump statistics();
#endif /* PROJECT2_H__*/
/*
* @file project3.h
 * @brief
   @author Seth Miers and Jake Cazden
   @date March 15, 2018
#ifndef __PROJECT3_H_
#define __PROJECT3 H
#include "spi.h"
```

```
*@brief tests SPI functionality
 * @param none
 * @return void returns nothing
 */
void project3();
 \star @brief initializes the stack to 0xAA
 * @param none
 * @return void returns nothing
 */
void stack_tracker_init();
 *@brief displays the max used space on the stack
 ^{\star} counts backwards from the end of the stack until it reaches
 ^{\star} a byte that has been written to, it then uses this value
 * to profile how much of the stack has been used.
 * @param none
 * @return void returns nothing
 */
void stackusage();
 *@brief profiles the memmove and memset functions
 * outputs results to uart
 * @param none
 * @return void returns nothing
 */
void profiler();
 *@brief tests a few outputs on the SPI
 * outputs results to uart
 * @param none
 * @return void returns nothing
void spi setup and test();
#endif /* PROJECT3 H */
* @file project4.h
 * @brief
```

```
* @author Seth Miers and Jake Cazden
 * @date April 26, 2018
#ifndef PROJECT4 H
#define PROJECT4 H
#include<stdint.h>
#include"conversion.h"
typedef struct{
    uint32_t alphabetic;
    uint32 t numeric;
    uint32 t punctuation;
    uint32 t miscellaneous;
}charcounts;
volatile charcounts statistics;
#define CIRCBUF HOST LENGTH (256)
#ifndef __ASCII_OFFSETS_
#define __ASCII_OFFSETS_
#define ASCII OFFSET 0 (48)
#define ASCII OFFSET 9 (57)
#define ASCII OFFSET A (65)
#define ASCII OFFSET Z (90)
#define ASCII OFFSET A ADDITION (55)/*10+55= 'A' for hex interpreting*/
#define ASCII OFFSET F (70)
#define ASCII OFFSET LA (97)
#define ASCII OFFSET LZ (122)
#define ASCII_OFFSET_LA_ADDITION (87)/*10+87= 'a' for hex interpreting*/
#define ASCII OFFSET LF (102)
#define ASCII OFFSET EOF (0x4)
#endif
/*
* @brief tests logging functionality using
           the code from project 2 and 3
* @param none
 * @return void returns nothing
 */
void project4();
void project4_dump_statistics();
void project4_profiler();
#endif /* PROJECT4 H */
/*
* @file spi.h
 * @brief
   @author Seth Miers and Jake Cazden
   @date March 15, 2018
#ifndef SPI H
#define __SPI_H_
```

```
#include <stdint.h>
#include <stdlib.h>
* @brief initializes the spi controller
* sets up clocks and gpio (using port.h) so that
* the spi pins are configured properly
 * @param none
 * @return void returns nothing
 * /
void SPI init();
/**
 * @brief reads a single byte from the SPI bus
 * TODO ...
 * @param uint8 t* the byte to read to
 * @return void returns nothing
void SPI read byte(uint8 t * byte);
/**
* @brief writes a single byte to the SPI bus
* TODO ...
 * @param uint8_t the byte to write
 * @return void returns nothing
void SPI_write_byte(uint8_t byte);
/**
* @brief send numerous spi bytes
 * repeated calls to SPI_write_byte
 * until all bytes are written
 * @param uint8 t * p a poitner to the byte array to write
 * @param size t length the number of bytes to send
 * @return void returns nothing
 * /
void SPI_send_packet(uint8_t * p, size_t length);
 * @brief flush all data from the bus
 * block the interface until the transmit
 * buffer is empty and has completed transmission
 * @param none
 * @return void returns nothing
 */
void SPI flush();
#endif /* SPI H */
/**
* @file uart.h
```

```
* @brief function definitions for UART communication and interrupt
system
*
* This file contains the headers necessary to utilize GPIO pins to
* realize a UART communication system, this also contains the funcctions
* to be called from an interrupt vector to process incoming data
 * @author Seth Miers and Jake Cazden
 * @date March 04, 2018
 * /
#ifndef __UART_H_
#define UART H
#include <stdint.h> /* for uint8 t */
#include <stddef.h> /* for size t */
/*#ifdef KL25Z
#include"startup MKL25Z4.S"
#endif
* /
/* what the circular buffer should initialize to *//*doubled this to fit
tx message -JC*/
#define BUFFER LENGTH
                                      (256)
#define UARTO C4_OSR_SAMPLERATE
                                            (0x0f)
#define BAUD CLOCK
                                                 (CPU INT FAST CLK HZ)
#define BAUD CALCULATION(x)
(BAUD CLOCK/((UARTO C4 OSR SAMPLERATE+1)*(x)))
#define BAUD RATE
                                                  (9600)
#define CALCULATED BAUD MASK
                                      (BAUD CALCULATION (BAUD RATE))
#define CLEAR PCR ISF
                                       (1)
#define DISABLE PCR IRQC
                                       (0x00)
#define PCR MUX ALT2
                                       (2)
#define SIM_SOPT2_UARTOSRC_CLEAR
#define SIM_SOPT2_UART0SRC_PLLFLLSRC
                                       (1)
#define SIM_SOPT2_UARTOSRC_MCGIRCLK
                                       (3)
#define SIM SOPT2 PLLFLLSEL CLEAR
                                       (1)
                                       (0)
#define SIM SOPT2 PLLFLLSEL FLLSRC
#define MCG C1 IRCLKEN ENABLED
                                            (1)
#define MCG C2 IRCS FAST
                                            (1)
#define MCG C2 FCRDIV CLEAR
                                             (7)
#define MCG_C2_FCRDIV_NODIVISION (0)
#define SIM SOPT5 UARTORXSRC CLEAR
                                       (1)
#define SIM SOPT5 UARTORXSRC RXPIN
                                       (0)
#define SIM SOPT5 UARTOTXSRC CLEAR
                                       (3)
#define SIM SOPT5 UARTOTXSRC TXPIN
                                       (0)
#define UARTO BDH LBKDIE DISABLE
                                       (0)
#define UARTO_BDH_RXEDGIE_DISABLE
                                       (0)
#define UARTO BDH SBNS SINGLESTOPBIT
                                       (0)
#define SBR HIGHMASK
                                       (0x1F00u)
#define SBR LOWMASK
                                        (0x00FFu)
#define UARTO C1 LOOPS NORMALOPERATION (0)
```

```
#define UARTO C1 DOZEEN ENABLED
                                        (0)
#define UARTO C1 RSRC DEFAULT
                                         (0)
#define UARTO_C1_M_8BIT
                                         (0)
#define UARTO_C1_WAKE_DEFAULT
                                         (0)
                                        (1)
#define UARTO_C1_ILT_AFTERSTOP
#define UARTO C1 PE NOPARITY
                                         (0)
#define UARTO C1 PT DEFAULTPARTIY
                                        (0)
#define UARTO C2 TIE DISABLED
                                        (0)
#define UARTO C2 TIE ENABLED
                                         (1)
#define UARTO_C2_TCIE_DISABLED
#define UARTO_C2_TCIE_ENABLED
                                         (0)
                                         (1)
#define UARTO C2 RIE ENABLED
                                        (1)
#define UARTO C2 TLIE DISABLED
                                        (0)
#define UARTO C2 TE DISABLED
                                        (0)
#define UARTO C2 TE ENABLED
                                        (1)
#define UARTO C2 RE DISABLED
                                        (0)
#define UARTO C2 RE ENABLED
                                        (1)
#define UARTO C2 RWU NOWAKEUP
                                         (0)
#define UARTO C2 SBK NOBREAK
                                         (0)
#define UARTO S1 TDRE FULL
                                         (0)
#define UARTO_S1_TDRE EMPTY
                                        (1)
#define UARTO S1 RDRF EMPTY
                                        (0)
#define UARTO S1 RDRF FULL
                                        (1)
#define UARTO S1 TC ACTIVE
                                        (0)
#define UARTO S1 TC IDLE
                                         (1)
typedef enum {
    UART FAILURE,
    UART SUCCESS
} UART e;
/* @brief configures the specified uart with specified settings
 * @return the status of the function defined by the enum UART e
UART e UART configure();
/* @brief send a single character over the uart
 * @param[in] uint8 t a pointer to a single character to send
 * @return the status of the function defined by the enum UART e
UART e UART send(uint8 t *data);
/\star @brief send n characters over the uart
 * @param[in] uint8 t a poitner to an array of characters to send
 * @param[in] size t the number of bytes to send (treated as int)
 * @return the status of the function defined by the enum UART e
UART e UART send n(uint8 t *data, size t num bytes);
/* @brief recieve a character from the uart
* @param[out] uint8 t a poitner to the location where the character
should be stored
* @return the status of the function defined by the enum UART e
```

```
*/
UART e UART recieve(uint8 t *data);
/* @brief recieve n characters from the uart
* @param[out] uint8 t a poitner to the start of wehre characters shoudl
be stored
 * @return the status of the function defined by the enum UART e
UART e UART recieve n(uint8 t *data, size t num bytes);
/* @brief the itnerrupt request handler for the UART
 */ /*TODO does this need an extern or static keyword?*/
void UARTO IRQHandler();
/* @brief enable transmit and interrupt for buffered interupt based
transmission
* @param none
 * @return the status of the function defined by the enum UART e
UART_e UART_start_buffered transmission();
#endif /* UART H */
 * @file unittest.h
 * @brief function definitions for cmocka testing
 * this file contains the necessary function definitions for
 * the unit testing using cmocka
 * @author Seth Miers and Jake Cazden
 * @date March 04, 2018
 */
#ifndef __UNITTEST_H_
#define UNITTEST H
/**
* @file unittest.c
 * @brief implementation of unittest.h
 * this file implements unittest.h,
 * testing an array of different functinos used
 * in this project
 * @author Seth Miers and Jake Cazden
 * @date March 04, 2018
 */
/* test different lengths, over 256 could cause errors
 * since we're using uint8 ts and int8 ts
#define TEST LENGTH (256)
/* @brief test the functions in memory.h
 * @param[in] a double void pointer to the state of the tests
 * @return void
```

```
*/
void memory test(void **state);
/* @brief test the functions in conversion.h
 ^{\star} memmove tests
 * - Invalid Pointers - Should return fail if pointers are NULL
 * - No Overlap - Should return a pass for a move
 * - SRC in DST region Overlap - Should succeed at this
 * - DST in SRC region Overlap - Should succeed at this
 * - DST == SRC - Should be successful and likely skip the add
 * memset
 * - Invalid Pointers - Should return fail if pointers are NULL
 * - Check Set - Should accurately set region for length Value
 * - Invalid Pointers - Should return fail if pointers are NULL
 * - Check Set - Should accurately set region to zeroes
 * reverse
 * - Invalid Pointers - Should return fail if pointers are NULL
 * - Check Odd reverse - Should check that reverse succeeded for even
length
 * - Check Even reverse - Should check that reverse succeeded for even
length
 * - Check characters - Should be able to reverse any character set (256
byte array of 0-255)
 * @param[in] a double void pointer to the state of the tests
 * @return void
 * /
void conversion test(void **state);
/* @brief test the functions in data.h
 * atoi
 * - Invalid Pointers
 * - Zero Integer
 * - Max sized Integer
 * itoa
 * - Invalid Pointers
 * - Zero Integer
 * - Max sized Integer
 * @param[in] a double void pointer to the state of the tests
 * @return void
void data test(void **state);
/* @brief test the functions in circbuf.h
 * Endianness conversion
 * - Invalid Pointer
 * - Valid Conversion - Test that a big-to-little and little-to-big
conversion worked
 * - Valid Conversion - Test that a big-to-little and little-to-bit
produce the same as the
       original
 * @param[in] a double void pointer to the state of the tests
 * @return void
 * /
```

```
void circbuf test(void **state);
/* @brief the caller function for the others
 * implements cmocka to call a unittest of
 * several other tests
 * @param[in] a double void pointer to the state of the tests
 * @return void
 * /
int unittest();
#endif
* *
      Processors:
                           MKL25Z128FM4
* *
                           MKL25Z128FT4
* *
                           MKL25Z128LH4
* *
                           MKL25Z128VLK4
* *
* *
      Compilers:
                           Keil ARM C/C++ Compiler
* *
                           Freescale C/C++ for Embedded ARM
* *
                            GNU C Compiler
* *
                            GNU C Compiler - CodeSourcery Sourcery G++
* *
                           IAR ANSI C/C++ Compiler for ARM
* *
      Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
* *
* *
      Version:
                           rev. 2.5, 2015-02-19
* *
      Build:
                           b150220
* *
**
      Abstract:
**
          CMSIS Peripheral Access Layer for MKL25Z4
* *
* *
      Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.
* *
      All rights reserved.
* *
* *
      Redistribution and use in source and binary forms, with or without
modification,
      are permitted provided that the following conditions are met:
* *
* *
      o Redistributions of source code must retain the above copyright
notice, this list
        of conditions and the following disclaimer.
* *
**
      o Redistributions in binary form must reproduce the above
copyright notice, this
        list of conditions and the following disclaimer in the
documentation and/or
* *
        other materials provided with the distribution.
* *
      o Neither the name of Freescale Semiconductor, Inc. nor the names
of its
        contributors may be used to endorse or promote products derived
from this
**
       software without specific prior written permission.
* *
      THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS "AS IS" AND
      ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED
```

```
ARE
* *
      DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
BE LIABLE FOR
      ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES
      (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON
      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
TORT
* *
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS
**
      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
      ht.tp:
                             www.freescale.com
* *
      mail:
                             support@freescale.com
* *
* *
      Revisions:
* *
       - rev. 1.0 (2012-06-13)
* *
          Initial version.
* *
       - rev. 1.1 (2012-06-21)
**
          Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
* *
          Device type UARTLP changed to UARTO.
* *
       - rev. 1.3 (2012-10-04)
* *
           Update according to reference manual rev. 3.
* *
       - rev. 1.4 (2012-11-22)
* *
           MCG module - bit LOLS in MCG S register renamed to LOLSO.
**
           NV registers - bit EZPORT DIS in NV FOPT register removed.
**
       - rev. 1.5 (2013-04-05)
* *
           Changed start of doxygen comment.
* *
       - rev. 2.0 (2013-10-29)
           Register accessor macros added to the memory map.
* *
           Symbols for Processor Expert memory map compatibility added to
the memory map.
* *
           Startup file for gcc has been updated according to CMSIS 3.2.
* *
           System initialization updated.
**
       - rev. 2.1 (2014-07-16)
* *
          Module access macro module BASES replaced by module BASE PTRS.
* *
           System initialization and startup updated.
* *
       - rev. 2.2 (2014-08-22)
* *
           System initialization updated - default clock config changed.
* *
       - rev. 2.3 (2014-08-28)
* *
           Update of startup files - possibility to override DefaultISR
added.
* *
       - rev. 2.4 (2014-10-14)
* *
           Interrupt INT LPTimer renamed to INT LPTMR0.
**
       - rev. 2.5 (2015-02-19)
* *
           Renamed interrupt vector LLW to LLWU.
* *
* /
/*!
* @file MKL25Z4.h
 * @version 2.5
 * @date 2015-02-19
```

* @brief CMSIS Peripheral Access Layer for MKL25Z4

WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

**

```
* CMSIS Peripheral Access Layer for MKL25Z4
/* -----
_____
  -- MCU activation
  _____
____ */
/* Prevention from multiple including the same memory map */
\#if !defined(MKL25Z4 H ) /* Check if memory map has not been already
included */
#define MKL25Z4 H
#define MCU MKL25Z4
/* Check if another memory map has not been also included */
#if (defined(MCU ACTIVE))
 #error MKL25Z4 memory map: There is already included another memory
map. Only one memory map can be included.
#endif /* (defined(MCU ACTIVE)) */
#define MCU ACTIVE
#include <stdint.h>
/** Memory map major version (memory maps with equal major version number
* compatible) */
#define MCU MEM MAP VERSION 0x0200u
/** Memory map minor version */
#define MCU MEM MAP VERSION MINOR 0x0005u
/* -----
  -- Interrupt vector numbers
---- */
/*!
 * @addtogroup Interrupt vector numbers Interrupt vector numbers
 * @ {
* /
/** Interrupt Number Definitions */
                                         /**< Number of
#define NUMBER_OF_INT_VECTORS 48
interrupts in the Vector table */
typedef enum IRQn {
 /* Core interrupts */
 NonMaskableInt IRQn
                          = -14,
                                            /**< Non Maskable
Interrupt */
 HardFault_IRQn
                          = -13,
                                            /**< Cortex-M0 SV Hard
Fault Interrupt */
 SVCall IRQn
                          = -5,
                                            /**< Cortex-M0 SV Call
Interrupt */
 PendSV IRQn
                           = -2,
                                            /**< Cortex-M0 Pend SV
Interrupt */
```

```
/**< Cortex-M0 System
                             = -1,
 SysTick IRQn
Tick Interrupt */
 /* Device specific interrupts */
 DMA0 IRQn
                                                 /**< DMA channel 0
transfer complete */
                                                 /**< DMA channel 1
 DMA1 IRQn
                              = 1,
transfer complete */
                                                 /**< DMA channel 2
 DMA2 IRQn
                              = 2,
transfer complete */
 DMA3 IRQn
                                                 /**< DMA channel 3
                              = 3,
transfer complete */
                                                 /**< Reserved
 Reserved20 IRQn
                             = 4,
interrupt */
 FTFA IRQn
                                                 /**< Command complete
                             = 5,
and read collision */
 LVD LVW IRQn
                              = 6,
                                                 /**< Low-voltage
detect, low-voltage warning */
 LLWU IRQn
                              = 7,
                                                 /**< Low leakage
wakeup Unit */
 I2CO_IRQn
                              = 8,
                                                 /**< I2C0 interrupt */
                              = 9,
                                                 /**< I2C1 interrupt */
 I2C1 IRQn
                                                 /**< SPIO single
 SPI0 IRQn
                              = 10,
interrupt vector for all sources */
                                                 /**< SPI1 single
 SPI1 IRQn
                         = 11,
interrupt vector for all sources */
UARTO IRQn
                                                 /**< UARTO status and
                             = 12,
error */
 UART1 IRQn
                       = 13,
                                                 /**< UART1 status and
error */
                            = 14,
                                                 /**< UART2 status and
 UART2 IRQn
error */
 ADC0 IROn
                             = 15,
                                                 /**< ADC0 interrupt */
 CMP0 IRQn
                             = 16.
                                                 /**< CMP0 interrupt */
 TPM0 IRQn
                             = 17,
                                                 /**< TPMO single
interrupt vector for all sources */
 TPM1 IRQn
                             = 18,
                                                 /**< TPM1 single
interrupt vector for all sources */
                                                 /**< TPM2 single
 TPM2 IRQn
                             = 19,
interrupt vector for all sources */
                                                 /**< RTC alarm */
 RTC IRQn
                             = 20,
                                                /**< RTC seconds */
 RTC Seconds IRQn
                             = 21,
 PIT IRQn
                             = 22,
                                                 /**< PIT interrupt */
 Reserved39 IRQn
                                                 /**< Reserved
                             = 23,
interrupt */
                          = 24,
 USB0_IRQn
                                                 /**< USB0 interrupt */
 DAC0_IRQn
                                                /**< DAC0 interrupt */
                             = 25,
 TSIO_IRQn
MCG_IRQn
                                                /**< TSIO interrupt */
                             = 26,
                                                /**< MCG interrupt */</pre>
                             = 27,
 LPTMR0 IRQn
                             = 28,
                                                 /**< LPTMR0 interrupt
                                                 /**< Reserved
                             = 29,
 Reserved45 IRQn
interrupt */
                             = 30,
 PORTA IRQn
                                                 /**< PORTA Pin detect
 PORTD IRQn
                             = 31
                                                 /**< PORTD Pin detect
} IRQn Type;
```

/ * !

```
* @ }
*/ /* end of group Interrupt vector numbers */
/* -----
  -- Cortex MO Core Configuration
  ______
---- */
/*!
* @addtogroup Cortex Core Configuration Cortex M0 Core Configuration
* @ {
*/
#define __CM0PLUS_REV
                              0x0000 /**< Core revision r0p0
#define MPU PRESENT
                                      /**< Defines if an MPU
is present or not ^{\star}/
#define VTOR PRESENT
                              1
                                      /**< Defines if an MPU
is present or not */
#define NVIC PRIO BITS
                              2
                                      /**< Number of priority
bits implemented in the NVIC */
                                       /**< Vendor specific
#define Vendor SysTickConfig
                              0
implementation of SysTickConfig is defined */
file */
/*!
* @ }
*/ /* end of group Cortex_Core_Configuration */
/* -----
  -- Device Peripheral Access Layer
---- */
* @addtogroup Peripheral access layer Device Peripheral Access Layer
* @ {
*/
** Start of section using anonymous unions
#if defined( ARMCC VERSION)
 #pragma push
 #pragma anon_unions
#elif defined(__CWCC__)
 #pragma push
 #pragma cpp extensions on
#elif defined( GNUC )
 /* anonymous unions are enabled by default */
#elif defined( IAR SYSTEMS ICC )
```

```
#pragma language=extended
#else
  #error Not supported compiler type
#endif
/* -----
_____
  -- ADC Peripheral Access Layer
____ */
 * @addtogroup ADC Peripheral Access Layer ADC Peripheral Access Layer
* @ {
/** ADC - Register Layout Typedef */
typedef struct {
  IO uint32 t SC1[2];
                                                 /**< ADC Status and
Control Registers 1, array offset: 0x0, array step: 0x4 */
  IO uint32 t CFG1;
                                                 /**< ADC Configuration
Register 1, offset: 0x8 */
                                                 /**< ADC Configuration
  IO uint32 t CFG2;
Register 2, offset: 0xC */
 I uint32 t R[2];
                                                 /**< ADC Data Result
Register, array offset: 0x10, array step: 0x4 */
 IO uint32 t CV1;
                                                 /**< Compare Value
Registers, offset: 0x18 */
  IO uint32 t CV2;
                                                 /**< Compare Value
Registers, offset: 0x1C */
  IO uint32 t SC2;
                                                 /**< Status and
Control Register 2, offset: 0x20 */
   IO uint32 t SC3;
                                                /**< Status and
Control Register 3, offset: 0x24 */
  IO uint32 t OFS;
                                                /**< ADC Offset
Correction Register, offset: 0x28 */
  IO uint32 t PG;
                                                 /**< ADC Plus-Side
Gain Register, offset: 0x2C */
  __IO uint32_t MG;
                                                 /**< ADC Minus-Side
Gain Register, offset: 0x30 */
  IO uint32 t CLPD;
                                                 /**< ADC Plus-Side
General Calibration Value Register, offset: 0x34 */
  IO uint32 t CLPS;
                                                 /**< ADC Plus-Side
General Calibration Value Register, offset: 0x38 */
  IO uint32 t CLP4;
                                                 /**< ADC Plus-Side
General Calibration Value Register, offset: 0x3C */
                                                 /**< ADC Plus-Side
  IO uint32 t CLP3;
General Calibration Value Register, offset: 0x40 */
  IO uint32 t CLP2;
                                                 /**< ADC Plus-Side
General Calibration Value Register, offset: 0x44 */
  IO uint32 t CLP1;
                                                 /**< ADC Plus-Side
General Calibration Value Register, offset: 0x48 */
                                                 /**< ADC Plus-Side
  IO uint32 t CLP0;
General Calibration Value Register, offset: 0x4C */
      uint8 t RESERVED 0[4];
  IO uint32 t CLMD;
                                                 /**< ADC Minus-Side
General Calibration Value Register, offset: 0x54 */
  IO uint32 t CLMS;
                                                 /**< ADC Minus-Side
General Calibration Value Register, offset: 0x58 */
```

```
IO uint32 t CLM4;
                                                     /**< ADC Minus-Side
General Calibration Value Register, offset: 0x5C */
  IO uint32 t CLM3;
                                                     /**< ADC Minus-Side
General Calibration Value Register, offset: 0x60 */
  IO uint32 t CLM2;
                                                     /**< ADC Minus-Side
General Calibration Value Register, offset: 0x64 */
                                                     /**< ADC Minus-Side
  IO uint32 t CLM1;
General Calibration Value Register, offset: 0x68 */
  IO uint32 t CLM0;
                                                     /**< ADC Minus-Side
General Calibration Value Register, offset: 0x6C */
} ADC Type, *ADC MemMapPtr;
_____
   -- ADC - Register accessor macros
---- */
/*!
* @addtogroup ADC Register Accessor Macros ADC - Register accessor
macros
* @ {
*/
/* ADC - Register accessors */
#define ADC SC1 REG(base,index)
                                                   ((base) ->SC1[index])
#define ADC SC1 COUNT
#define ADC_CFG1_REG(base)
                                                   ((base) ->CFG1)
#define ADC_CFG2_REG(base)
                                                   ((base) ->CFG2)
#define ADC R REG(base,index)
                                                   ((base) ->R[index])
#define ADC R COUNT
#define ADC CV1 REG(base)
                                                   ((base) ->CV1)
#define ADC CV2 REG(base)
                                                   ((base) ->CV2)
#define ADC SC2 REG(base)
                                                   ((base) ->SC2)
#define ADC SC3 REG(base)
                                                   ((base)->SC3)
                                                   ((base) ->OFS)
#define ADC_OFS_REG(base)
#define ADC_PG_REG(base)
                                                   ((base) ->PG)
#define ADC_MG_REG(base)
                                                   ((base) ->MG)
#define ADC CLPD REG(base)
                                                   ((base) ->CLPD)
#define ADC CLPS REG(base)
                                                   ((base)->CLPS)
#define ADC CLP4 REG(base)
                                                   ((base) ->CLP4)
#define ADC CLP3 REG(base)
                                                   ((base) ->CLP3)
#define ADC CLP2 REG(base)
                                                   ((base) ->CLP2)
#define ADC_CLP1_REG(base)
                                                   ((base) ->CLP1)
#define ADC_CLPO_REG(base)
                                                   ((base) ->CLP0)
#define ADC_CLMD_REG(base)
                                                   ((base)->CLMD)
#define ADC CLMS REG(base)
                                                   ((base)->CLMS)
#define ADC CLM4 REG(base)
                                                   ((base)->CLM4)
#define ADC CLM3 REG(base)
                                                   ((base) ->CLM3)
#define ADC CLM2 REG(base)
                                                   ((base) ->CLM2)
#define ADC CLM1 REG(base)
                                                   ((base) ->CLM1)
#define ADC CLMO REG(base)
                                                   ((base) ->CLM0)
/*!
* @ }
 ^{*}/ /* end of group ADC Register Accessor Macros ^{*}/
```

```
-- ADC Register Masks
---- */
/*!
 * @addtogroup ADC Register Masks ADC Register Masks
* /
/* SC1 Bit Fields */
#define ADC SC1 ADCH MASK
                                                  0x1Fu
#define ADC SC1 ADCH SHIFT
                                                  \cap
#define ADC SC1 ADCH WIDTH
#define ADC SC1 ADCH(x)
(((uint32_t)(((uint32_t)(x)) << ADC_SC1_ADCH_SHIFT)) & ADC_SC1_ADCH_MASK)
#define ADC SC1 DIFF MASK
                                                  0x20u
#define ADC SC1 DIFF SHIFT
                                                  5
#define ADC SC1 DIFF WIDTH
                                                  1
#define ADC SC1 DIFF(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 DIFF SHIFT))&ADC SC1 DIFF MASK)
#define ADC SC1 AIEN MASK
                                                  0x40u
#define ADC SC1 AIEN SHIFT
#define ADC SC1 AIEN WIDTH
                                                  1
#define ADC SC1 AIEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 AIEN SHIFT))&ADC SC1 AIEN MASK)
#define ADC SC1 COCO MASK
                                                  0x80u
#define ADC_SC1_COCO_SHIFT
                                                  7
#define ADC_SC1_COCO_WIDTH
#define ADC SC1 COCO(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC1 COCO SHIFT))&ADC SC1 COCO MASK)
/* CFG1 Bit Fields */
#define ADC CFG1 ADICLK MASK
                                                  0x3u
#define ADC_CFG1_ADICLK_SHIFT
                                                  \cap
#define ADC_CFG1_ADICLK_WIDTH
#define ADC_CFG1_ADICLK(x)
(((uint32_t)(((uint32_t)(x))<<ADC_CFG1_ADICLK_SHIFT))&ADC_CFG1_ADICLK_MAS
#define ADC CFG1 MODE MASK
                                                  0xCu
#define ADC CFG1 MODE SHIFT
#define ADC CFG1 MODE WIDTH
#define ADC CFG1 MODE(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 MODE SHIFT))&ADC CFG1 MODE MASK)
#define ADC_CFG1_ADLSMP_MASK
                                                  0x10u
#define ADC_CFG1_ADLSMP_SHIFT
#define ADC_CFG1_ADLSMP_WIDTH
#define ADC CFG1 ADLSMP(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADLSMP SHIFT))&ADC CFG1 ADLSMP MAS
#define ADC CFG1 ADIV MASK
                                                  0×6011
#define ADC CFG1 ADIV SHIFT
#define ADC_CFG1_ADIV_WIDTH
#define ADC_CFG1_ADIV(x)
(((uint32_t)(((uint32_t)(x)) << ADC_CFG1_ADIV_SHIFT)) & ADC_CFG1_ADIV_MASK)
#define ADC CFG1 ADLPC MASK
                                                  0x80u
#define ADC CFG1 ADLPC SHIFT
                                                  7
#define ADC CFG1 ADLPC WIDTH
#define ADC CFG1 ADLPC(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG1 ADLPC SHIFT))&ADC CFG1 ADLPC MASK)
```

```
/* CFG2 Bit Fields */
#define ADC CFG2 ADLSTS MASK
                                                    0x3u
#define ADC_CFG2_ADLSTS_SHIFT
#define ADC_CFG2_ADLSTS_WIDTH
#define ADC CFG2 ADLSTS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADLSTS SHIFT)) & ADC CFG2 ADLSTS MAS
#define ADC CFG2 ADHSC MASK
                                                    0x4u
#define ADC CFG2 ADHSC SHIFT
                                                    2
#define ADC CFG2 ADHSC WIDTH
                                                    1
#define ADC CFG2 ADHSC(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 ADHSC SHIFT))&ADC CFG2 ADHSC MASK)
#define ADC CFG2 ADACKEN MASK
                                                    0x8u
#define ADC CFG2 ADACKEN SHIFT
                                                    3
#define ADC CFG2 ADACKEN WIDTH
                                                    1
#define ADC CFG2 ADACKEN(x)
(((uint32_t)(((uint32_t)(x)) << ADC_CFG2_ADACKEN_SHIFT)) & ADC_CFG2_ADACKEN_M
ASK)
#define ADC CFG2 MUXSEL MASK
                                                    0x10u
#define ADC CFG2 MUXSEL SHIFT
                                                    4
#define ADC_CFG2_MUXSEL_WIDTH
#define ADC CFG2 MUXSEL(x)
(((uint32 t)(((uint32 t)(x)) << ADC CFG2 MUXSEL SHIFT)) & ADC CFG2 MUXSEL MAS
/* R Bit Fields */
#define ADC R D MASK
                                                    0xFFFF11
#define ADC R D SHIFT
                                                    \cap
#define ADC R D WIDTH
                                                    16
#define ADC R D(x)
(((uint32_t) (((uint32_t) (x)) << ADC R D SHIFT)) & ADC R D MASK)
/* CV1 Bit Fields */
#define ADC CV1 CV MASK
                                                    0xFFFFu
#define ADC CV1 CV SHIFT
                                                    0
#define ADC CV1 CV WIDTH
                                                    16
#define ADC CV1 CV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CV1 CV SHIFT)) & ADC CV1 CV MASK)
/* CV2 Bit Fields */
#define ADC_CV2_CV_MASK
                                                    0xFFFFu
#define ADC_CV2_CV_SHIFT
                                                    \cap
#define ADC CV2 CV WIDTH
                                                    16
#define ADC CV2 CV(x)
(((uint32 t)(((uint32 t)(x)) << ADC CV2 CV SHIFT)) & ADC CV2 CV MASK)
/* SC2 Bit Fields */
#define ADC_SC2_REFSEL_MASK
#define ADC_SC2_REFSEL_SHIFT
                                                    0x3u
                                                    0
#define ADC_SC2_REFSEL_WIDTH
                                                    2
#define ADC SC2 REFSEL(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 REFSEL SHIFT)) & ADC SC2 REFSEL MASK)
#define ADC SC2 DMAEN MASK
                                                    0x4u
#define ADC SC2 DMAEN SHIFT
#define ADC SC2 DMAEN WIDTH
#define ADC SC2 DMAEN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 DMAEN SHIFT))&ADC SC2 DMAEN MASK)
#define ADC_SC2_ACREN_MASK
                                                    0x8u
#define ADC_SC2_ACREN_SHIFT
                                                    3
#define ADC SC2 ACREN WIDTH
#define ADC SC2 ACREN(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ACREN SHIFT))&ADC SC2 ACREN MASK)
#define ADC SC2 ACFGT MASK
                                                    0x10u
#define ADC SC2 ACFGT SHIFT
                                                    4
```

```
#define ADC SC2 ACFGT WIDTH
                                                   1
#define ADC SC2 ACFGT(x)
(((uint32_t)(((uint32_t)(x))<<ADC_SC2_ACFGT_SHIFT))&ADC_SC2_ACFGT_MASK)
#define ADC_SC2_ACFE_MASK
                                                   0x20u
#define ADC SC2 ACFE SHIFT
                                                   5
                                                   1
#define ADC SC2 ACFE WIDTH
#define ADC SC2 ACFE(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ACFE SHIFT))&ADC SC2 ACFE MASK)
#define ADC SC2 ADTRG MASK
                                                   0x40u
#define ADC_SC2_ADTRG_SHIFT
#define ADC_SC2_ADTRG_WIDTH
                                                   6
                                                   1
#define ADC SC2 ADTRG(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC2 ADTRG SHIFT))&ADC SC2 ADTRG MASK)
#define ADC SC2 ADACT MASK
                                                   0x80u
#define ADC SC2 ADACT SHIFT
                                                   7
#define ADC SC2 ADACT WIDTH
                                                   1
#define ADC SC2 ADACT(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC2 ADACT SHIFT))&ADC SC2 ADACT MASK)
/* SC3 Bit Fields */
#define ADC SC3 AVGS MASK
                                                   0x3u
#define ADC_SC3_AVGS_SHIFT
                                                   0
                                                   2
#define ADC SC3 AVGS WIDTH
#define ADC SC3 AVGS(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC3 AVGS SHIFT))&ADC SC3 AVGS MASK)
#define ADC SC3 AVGE MASK
                                                   0x4u
#define ADC SC3 AVGE SHIFT
                                                   2
#define ADC SC3 AVGE WIDTH
                                                   1
#define ADC SC3 AVGE(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 AVGE SHIFT)) & ADC SC3 AVGE MASK)
#define ADC SC3 ADCO MASK
                                                   0x8u
                                                   3
#define ADC_SC3_ADCO_SHIFT
#define ADC SC3 ADCO WIDTH
#define ADC SC3 ADCO(x)
(((uint32 t)(((uint32 t)(x))<<ADC SC3 ADCO SHIFT))&ADC SC3 ADCO MASK)
#define ADC SC3 CALF MASK
                                                   0x40u
#define ADC_SC3_CALF_SHIFT
                                                   6
#define ADC_SC3_CALF_WIDTH
                                                   1
#define ADC_SC3_CALF(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 CALF SHIFT))&ADC SC3 CALF MASK)
#define ADC SC3 CAL MASK
                                                   0x80u
#define ADC SC3 CAL SHIFT
                                                   7
#define ADC SC3 CAL WIDTH
                                                   1
#define ADC SC3 CAL(x)
(((uint32 t)(((uint32 t)(x)) << ADC SC3 CAL SHIFT)) & ADC SC3 CAL MASK)
/* OFS Bit Fields */
#define ADC_OFS_OFS_MASK
                                                   0xFFFFu
                                                   0
#define ADC OFS OFS SHIFT
#define ADC OFS OFS WIDTH
                                                   16
#define ADC OFS OFS(x)
(((uint32 t)(((uint32 t)(x)) << ADC OFS OFS SHIFT))&ADC OFS OFS MASK)
/* PG Bit Fields */
#define ADC PG PG MASK
                                                   0xFFFFu
#define ADC_PG_PG_SHIFT
                                                   0
#define ADC_PG_PG_WIDTH
                                                   16
\#define ADC PG PG(x)
(((uint32 t) (((uint32 t)(x)) << ADC PG PG SHIFT)) & ADC PG PG MASK)
/* MG Bit Fields */
#define ADC MG MG MASK
                                                   0xFFFFu
#define ADC MG MG SHIFT
                                                   0
#define ADC MG MG WIDTH
                                                   16
```

```
#define ADC MG MG(x)
(((uint32 t)(((uint32 t)(x)) << ADC MG MG SHIFT)) & ADC MG MG MASK)
/* CLPD Bit Fields */
#define ADC_CLPD_CLPD_MASK
                                                    0x3Fu
#define ADC CLPD CLPD SHIFT
                                                    0
                                                    6
#define ADC CLPD CLPD WIDTH
#define ADC CLPD CLPD(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPD CLPD SHIFT))&ADC CLPD CLPD MASK)
/* CLPS Bit Fields */
#define ADC_CLPS_CLPS_MASK
#define ADC_CLPS_CLPS_SHIFT
                                                    0x3Fu
                                                    0
#define ADC_CLPS_CLPS_WIDTH
                                                    6
#define ADC CLPS CLPS(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPS CLPS SHIFT)) & ADC CLPS CLPS MASK)
/* CLP4 Bit Fields */
#define ADC CLP4 CLP4 MASK
                                                    0x3FFu
#define ADC CLP4 CLP4 SHIFT
                                                    0
#define ADC CLP4 CLP4 WIDTH
                                                    10
#define ADC CLP4 CLP4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP4 CLP4 SHIFT)) & ADC CLP4 CLP4 MASK)
/* CLP3 Bit Fields */
#define ADC CLP3 CLP3 MASK
                                                    0 \times 1 FF11
#define ADC CLP3 CLP3 SHIFT
                                                    \cap
                                                    9
#define ADC CLP3 CLP3 WIDTH
#define ADC CLP3 CLP3(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP3 CLP3 SHIFT))&ADC CLP3 CLP3 MASK)
/* CLP2 Bit Fields */
#define ADC_CLP2_CLP2_MASK
                                                    0xFFu
#define ADC CLP2 CLP2 SHIFT
                                                    0
#define ADC_CLP2_CLP2_WIDTH
#define ADC CLP2 CLP2(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLP2 CLP2 SHIFT))&ADC CLP2 CLP2 MASK)
/* CLP1 Bit Fields */
#define ADC CLP1 CLP1 MASK
                                                    0x7Fu
#define ADC_CLP1_CLP1_SHIFT
                                                    0
#define ADC CLP1 CLP1 WIDTH
                                                    7
#define ADC_CLP1_CLP1(x)
(((uint32_t)(((uint32_t)(x))<<ADC_CLP1_CLP1_SHIFT))&ADC_CLP1_CLP1_MASK)
/* CLPO Bit Fields */
#define ADC CLP0 CLP0 MASK
                                                    0x3Fu
#define ADC CLP0 CLP0 SHIFT
                                                    0
#define ADC CLP0 CLP0 WIDTH
                                                    6
#define ADC CLPO CLPO(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLPO CLPO SHIFT)) & ADC CLPO CLPO MASK)
/* CLMD Bit Fields */
#define ADC_CLMD_CLMD_MASK
                                                    0x3Fu
                                                    0
#define ADC CLMD CLMD SHIFT
                                                    6
#define ADC CLMD CLMD WIDTH
#define ADC CLMD CLMD(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLMD CLMD SHIFT))&ADC CLMD CLMD MASK)
/* CLMS Bit Fields */
#define ADC CLMS_CLMS_MASK
                                                    0x3Fu
#define ADC_CLMS_CLMS_SHIFT
                                                    0
#define ADC_CLMS_CLMS_WIDTH
#define ADC CLMS CLMS(x)
(((uint32 t) (((uint32 t)(x)) << ADC CLMS CLMS SHIFT)) & ADC CLMS CLMS MASK)
/* CLM4 Bit Fields */
#define ADC CLM4 CLM4 MASK
                                                    0x3FFu
#define ADC CLM4 CLM4 SHIFT
                                                    0
#define ADC CLM4 CLM4 WIDTH
                                                    10
```

```
#define ADC CLM4 CLM4(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM4 CLM4 SHIFT))& ADC CLM4 CLM4 MASK)
/* CLM3 Bit Fields */
#define ADC_CLM3_CLM3_MASK
                                                 0x1FFu
#define ADC CLM3 CLM3 SHIFT
                                                 0
#define ADC CLM3 CLM3 WIDTH
#define ADC CLM3 CLM3(x)
(((uint32 t) (((uint32 t)(x)) << ADC CLM3 CLM3 SHIFT)) & ADC CLM3 CLM3 MASK)
/* CLM2 Bit Fields */
#define ADC_CLM2_CLM2_MASK
#define ADC_CLM2_CLM2_SHIFT
                                                 0xFFu
                                                 \cap
#define ADC_CLM2_CLM2_WIDTH
                                                 8
#define ADC CLM2 CLM2(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM2 CLM2 SHIFT)) & ADC CLM2 CLM2 MASK)
/* CLM1 Bit Fields */
#define ADC CLM1 CLM1 MASK
                                                 0x7Fu
#define ADC CLM1 CLM1 SHIFT
                                                 0
#define ADC CLM1 CLM1 WIDTH
                                                  7
#define ADC CLM1 CLM1(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM1 CLM1 SHIFT)) & ADC CLM1 CLM1 MASK)
/* CLMO Bit Fields */
#define ADC CLM0 CLM0 MASK
                                                 0x3Fu
#define ADC CLM0 CLM0 SHIFT
                                                 \cap
#define ADC CLM0 CLM0 WIDTH
                                                  6
#define ADC CLM0 CLM0(x)
(((uint32 t)(((uint32 t)(x)) << ADC CLM0 CLM0 SHIFT)) & ADC CLM0 CLM0 MASK)
/*!
* @ }
*/ /* end of group ADC Register Masks */
/* ADC - Peripheral instance base addresses */
/** Peripheral ADCO base address */
                                                 (0x4003B000u)
#define ADC0 BASE
/** Peripheral ADCO base pointer */
#define ADC0
                                                  ((ADC Type *)ADC0 BASE)
#define ADC0 BASE PTR
                                                  (ADC0)
/** Array initializer of ADC peripheral base addresses */
#define ADC BASE ADDRS
                                                 { ADC0 BASE }
/** Array initializer of ADC peripheral base pointers */
#define ADC BASE PTRS
                                                 { ADC0 }
/* -----
   -- ADC - Register accessor macros
---- */
/*!
* @addtogroup ADC Register Accessor Macros ADC - Register accessor
macros
* @ {
 */
/* ADC - Register instance definitions */
/* ADC0 */
#define ADC0 SC1A
                                                 ADC SC1 REG(ADC0,0)
#define ADC0 SC1B
                                                 ADC SC1 REG(ADC0,1)
```

```
#define ADC0 CFG1
                                              ADC CFG1 REG(ADC0)
                                              ADC CFG2 REG(ADC0)
#define ADC0_CFG2
#define ADC0_RA
                                              ADC_R_REG(ADC0,0)
                                              ADC_R_REG(ADC0,1)
#define ADC0 RB
                                              ADC CV1 REG(ADC0)
#define ADC0 CV1
#define ADC0 CV2
                                              ADC CV2 REG(ADC0)
#define ADC0 SC2
                                              ADC SC2 REG(ADC0)
#define ADC0 SC3
                                              ADC SC3 REG(ADC0)
                                              ADC OFS REG(ADC0)
#define ADC0 OFS
#define ADC0 PG
                                              ADC PG REG(ADC0)
                                              ADC MG REG(ADC0)
#define ADC0 MG
#define ADC0_CLPD
                                              ADC CLPD REG(ADC0)
#define ADC0 CLPS
                                              ADC CLPS REG(ADC0)
#define ADC0 CLP4
                                              ADC CLP4 REG(ADC0)
#define ADC0 CLP3
                                              ADC CLP3 REG(ADC0)
#define ADC0 CLP2
                                              ADC CLP2 REG(ADC0)
#define ADC0 CLP1
                                              ADC CLP1 REG(ADC0)
#define ADC0 CLP0
                                              ADC CLPO REG(ADCO)
#define ADCO CLMD
                                              ADC CLMD REG(ADC0)
                                              ADC CLMS REG(ADC0)
#define ADC0 CLMS
#define ADC0_CLM4
                                              ADC CLM4 REG(ADC0)
#define ADC0 CLM3
                                              ADC CLM3 REG(ADC0)
                                              ADC_CLM2 REG(ADC0)
#define ADC0 CLM2
#define ADC0 CLM1
                                              ADC CLM1 REG(ADC0)
#define ADC0 CLM0
                                              ADC CLM0 REG(ADC0)
/* ADC - Register array accessors */
#define ADC0 SC1(index)
                                              ADC SC1 REG(ADC0, index)
#define ADC0 R(index)
                                              ADC R REG(ADC0, index)
/*!
* @ }
*/ /* end of group ADC Register Accessor Macros */
/*!
* @ }
*/ /* end of group ADC_Peripheral_Access_Layer */
/* -----
  -- CMP Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup CMP Peripheral Access Layer CMP Peripheral Access Layer
* @ {
*/
/** CMP - Register Layout Typedef */
typedef struct {
 IO uint8 t CR0;
                                                /**< CMP Control
Register 0, offset: 0x0 */
IO uint8 t CR1;
                                                /**< CMP Control
Register 1, offset: 0x1 */
 IO uint8 t FPR;
                                                /**< CMP Filter Period
Register, offset: 0x2 */
```

```
__IO uint8_t SCR;
                                             /**< CMP Status and
Control Register, offset: 0x3 */
  IO uint8 t DACCR;
                                             /**< DAC Control
Register, offset: 0x4 */
 IO uint8 t MUXCR;
                                             /**< MUX Control
Register, offset: 0x5 */
} CMP Type, *CMP MemMapPtr;
/* -----
  -- CMP - Register accessor macros
  ______
---- */
/*!
* @addtogroup CMP_Register_Accessor_Macros CMP - Register accessor
macros
* @ {
*/
/* CMP - Register accessors */
#define CMP CR0 REG(base)
                                            ((base) ->CR0)
#define CMP CR1 REG(base)
                                            ((base) ->CR1)
#define CMP FPR REG(base)
                                            ((base)->FPR)
#define CMP SCR REG(base)
                                            ((base)->SCR)
#define CMP DACCR REG(base)
                                            ((base)->DACCR)
#define CMP MUXCR REG(base)
                                            ((base)->MUXCR)
/*!
* @}
*/ /* end of group CMP Register Accessor Macros */
/* -----
  -- CMP Register Masks
---- */
/*!
 * @addtogroup CMP Register Masks CMP Register Masks
 * @ {
* /
/* CRO Bit Fields */
#define CMP CRO HYSTCTR MASK
                                           0x3u
#define CMP CR0 HYSTCTR_SHIFT
                                           Ω
#define CMP CRO HYSTCTR WIDTH
#define CMP CR0 HYSTCTR(x)
(((uint8 t)(((uint8 t)(x)) << CMP CRO HYSTCTR SHIFT)) & CMP CRO HYSTCTR MASK)
#define CMP CRO FILTER CNT MASK
                                       0x70u
#define CMP_CR0_FILTER_CNT_SHIFT
                                           4
#define CMP_CR0_FILTER_CNT_WIDTH
#define CMP CRO FILTER CNT(x)
(((uint8_t)(((uint8_t)(x)) << CMP_CR0_FILTER_CNT_SHIFT))&CMP_CR0_FILTER_CNT
MASK)
/* CR1 Bit Fields */
#define CMP CR1 EN MASK
                                           0x1u
#define CMP CR1 EN SHIFT
                                            0
```

```
#define CMP CR1 EN WIDTH
                                                   1
#define CMP CR1 EN(x)
(((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
#define CMP_CR1_OPE_MASK
                                                   0x2u
#define CMP CR1 OPE SHIFT
                                                   1
#define CMP CR1 OPE WIDTH
                                                   1
#define CMP CR1 OPE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 OPE SHIFT)) & CMP CR1 OPE MASK)
#define CMP CR1 COS MASK
                                                   0x4u
#define CMP CR1 COS SHIFT
                                                   2
#define CMP_CR1_COS_WIDTH
                                                   1
#define CMP CR1 COS(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 COS SHIFT)) & CMP CR1 COS MASK)
#define CMP CR1 INV MASK
                                                   0x8u
#define CMP CR1 INV SHIFT
                                                   3
#define CMP CR1 INV WIDTH
                                                   1
#define CMP CR1 INV(x)
(((uint8 t) (((uint8 t)(x)) << CMP CR1 INV SHIFT)) & CMP CR1 INV MASK)
#define CMP CR1 PMODE MASK
                                                   0x10u
#define CMP_CR1_PMODE_SHIFT
                                                   4
#define CMP CR1 PMODE WIDTH
#define CMP CR1 PMODE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 PMODE SHIFT)) & CMP CR1 PMODE MASK)
#define CMP CR1 TRIGM MASK
#define CMP CR1 TRIGM SHIFT
                                                   5
#define CMP CR1 TRIGM WIDTH
                                                   1
#define CMP_CR1 TRIGM(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 TRIGM SHIFT)) & CMP CR1 TRIGM MASK)
#define CMP CR1 WE MASK
                                                   0x40u
#define CMP CR1 WE SHIFT
                                                   6
                                                   1
#define CMP CR1 WE WIDTH
#define CMP CR1 WE(x)
(((uint8 t)(((uint8 t)(x)) << CMP CR1 WE SHIFT)) & CMP CR1 WE MASK)
#define CMP CR1 SE MASK
                                                   0x80u
#define CMP_CR1_SE_SHIFT
                                                   7
#define CMP_CR1_SE_WIDTH
                                                   1
#define CMP_CR1_SE(x)
(((uint8_t)(((uint8_t)(x)) << CMP_CR1_SE_SHIFT)) & CMP_CR1_SE_MASK)
/* FPR Bit Fields */
#define CMP FPR FILT PER MASK
                                                   0xFFu
#define CMP FPR FILT PER SHIFT
                                                   0
#define CMP FPR FILT PER WIDTH
                                                   8
#define CMP_FPR_FILT PER(x)
(((uint8 t)(((uint8 t)(x)) << CMP FPR FILT PER SHIFT)) & CMP FPR FILT PER MAS
/* SCR Bit Fields */
#define CMP SCR COUT MASK
                                                   0x1u
#define CMP SCR COUT SHIFT
                                                   0
#define CMP SCR COUT WIDTH
#define CMP SCR COUT(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR COUT SHIFT)) & CMP SCR COUT MASK)
#define CMP SCR CFF MASK
                                                   0x2u
#define CMP_SCR_CFF_SHIFT
                                                   1
#define CMP_SCR_CFF_WIDTH
                                                   1
#define CMP SCR CFF(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR CFF SHIFT)) & CMP SCR CFF MASK)
                                                   0x4u
#define CMP SCR CFR MASK
#define CMP SCR CFR SHIFT
                                                   2
#define CMP SCR CFR WIDTH
                                                   1
```

```
#define CMP SCR CFR(x)
(((uint8_t)(((uint8_t)(x)) << CMP_SCR_CFR_SHIFT)) & CMP_SCR_CFR_MASK)
#define CMP_SCR_IEF_MASK
#define CMP_SCR_IEF_SHIFT
                                                    3
#define CMP SCR IEF WIDTH
                                                    1
#define CMP SCR IEF(x)
(((uint8 t)(((uint8 t)(x)) << CMP SCR IEF SHIFT)) & CMP SCR IEF MASK)
                                                    0x10u
#define CMP SCR IER MASK
#define CMP SCR IER SHIFT
                                                    4
#define CMP_SCR_IER_WIDTH
#define CMP_SCR_IER(x)
                                                    1
(((uint8 t)(((uint8 t)(x)) << CMP SCR IER SHIFT)) & CMP SCR IER MASK)
#define CMP SCR DMAEN MASK
                                                    0x40u
#define CMP SCR DMAEN SHIFT
                                                    6
#define CMP SCR DMAEN WIDTH
                                                    1
#define CMP SCR DMAEN(x)
(((uint8 t) (((uint8 t) (x)) << CMP SCR DMAEN SHIFT)) & CMP SCR DMAEN MASK)
/* DACCR Bit Fields */
#define CMP DACCR VOSEL MASK
                                                    0x3Fu
#define CMP_DACCR_VOSEL_SHIFT
                                                    0
#define CMP_DACCR_VOSEL_WIDTH
                                                    6
#define CMP DACCR VOSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR VOSEL SHIFT)) & CMP DACCR VOSEL MASK)
#define CMP DACCR VRSEL MASK
                                                   0x40u
#define CMP DACCR VRSEL SHIFT
                                                    6
#define CMP DACCR VRSEL WIDTH
                                                    1
#define CMP DACCR VRSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR VRSEL SHIFT)) & CMP DACCR VRSEL MASK)
#define CMP DACCR DACEN MASK
                                                   0x80u
#define CMP DACCR DACEN SHIFT
                                                    7
                                                    1
#define CMP DACCR DACEN WIDTH
#define CMP DACCR DACEN(x)
(((uint8 t)(((uint8 t)(x)) << CMP DACCR DACEN SHIFT)) & CMP DACCR DACEN MASK)
/* MUXCR Bit Fields */
#define CMP MUXCR MSEL MASK
                                                    0x7u
#define CMP MUXCR MSEL SHIFT
                                                    0
#define CMP_MUXCR_MSEL_WIDTH
                                                    3
#define CMP_MUXCR_MSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR MSEL SHIFT)) & CMP MUXCR MSEL MASK)
#define CMP MUXCR PSEL MASK
                                                   0x38u
#define CMP MUXCR PSEL SHIFT
                                                    3
#define CMP MUXCR PSEL WIDTH
                                                    3
#define CMP MUXCR PSEL(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR PSEL SHIFT)) & CMP MUXCR PSEL MASK)
#define CMP_MUXCR_PSTM_MASK
                                                    0x80u
#define CMP_MUXCR_PSTM_SHIFT
                                                    7
#define CMP MUXCR PSTM WIDTH
                                                    1
#define CMP MUXCR PSTM(x)
(((uint8 t)(((uint8 t)(x)) << CMP MUXCR PSTM SHIFT)) & CMP MUXCR PSTM MASK)
/ * !
* @ }
*/ /* end of group CMP Register Masks */
/* CMP - Peripheral instance base addresses */
/** Peripheral CMPO base address */
#define CMP0 BASE
                                                    (0x40073000u)
/** Peripheral CMP0 base pointer */
#define CMP0
                                                    ((CMP Type *)CMP0 BASE)
```

```
#define CMP0 BASE PTR
                                           (CMPO)
/** Array initializer of CMP peripheral base addresses */
#define CMP BASE ADDRS
                                          { CMPO BASE }
/** Array initializer of CMP peripheral base pointers */
#define CMP BASE PTRS
/* -----
  -- CMP - Register accessor macros
         _____
_____ */
/ * !
* @addtogroup CMP Register Accessor Macros CMP - Register accessor
macros
* @{
* /
/* CMP - Register instance definitions */
/* CMP0 */
#define CMP0 CR0
                                           CMP CR0 REG(CMP0)
#define CMP0 CR1
                                           CMP CR1 REG(CMP0)
                                           CMP FPR REG(CMP0)
#define CMP0 FPR
#define CMP0 SCR
                                           CMP SCR REG(CMP0)
#define CMP0 DACCR
                                           CMP DACCR REG(CMP0)
#define CMP0 MUXCR
                                           CMP MUXCR REG(CMP0)
/*!
* @ }
^{*}/ /* end of group CMP Register Accessor Macros ^{*}/
/*!
* @ }
*/ /* end of group CMP Peripheral Access Layer */
_____
  -- DAC Peripheral Access Layer
  ______
---- */
 * @addtogroup DAC Peripheral Access Layer DAC Peripheral Access Layer
* @ {
*/
/** DAC - Register Layout Typedef */
typedef struct {
                                             /* offset: 0x0, array
 struct {
step: 0x2 */
    _IO uint8_t DATL;
                                              /**< DAC Data Low
Register, array offset: 0x0, array step: 0x2 */
    IO uint8 t DATH;
                                              /**< DAC Data High
Register, array offset: 0x1, array step: 0x2 */
      uint8 t RESERVED 0[28];
```

```
IO uint8 t SR;
                                            /**< DAC Status
Register, offset: 0x20 */
 __IO uint8_t C0;
                                            /**< DAC Control
Register, offset: 0x21 */
 IO uint8 t C1;
                                            /**< DAC Control
Register 1, offset: 0x22 */
                                            /**< DAC Control
IO uint8 t C2;
Register 2, offset: 0x23 */
} DAC Type, *DAC MemMapPtr;
/* -----
  -- DAC - Register accessor macros
  ______
---- */
/*!
* @addtogroup DAC Register Accessor Macros DAC - Register accessor
macros
* @ {
* /
/* DAC - Register accessors */
#define DAC DATL REG(base,index)
                                         ((base)-
>DAT[index].DATL)
#define DAC DATL COUNT
#define DAC DATH REG(base,index)
                                          ((base)-
>DAT[index].DATH)
#define DAC_DATH_COUNT
#define DAC SR REG(base)
                                         ((base) ->SR)
#define DAC CO REG(base)
                                          ((base) -> C0)
#define DAC C1 REG(base)
                                          ((base) -> C1)
#define DAC C2 REG(base)
                                          ((base) -> C2)
/*!
*/ /* end of group DAC_Register_Accessor_Macros */
/* -----
  -- DAC Register Masks
  ______
---- */
/*!
* @addtogroup DAC Register Masks DAC Register Masks
* @ {
* /
/* DATL Bit Fields */
#define DAC_DATL_DATA0_MASK
                                          0xFFu
#define DAC_DATL_DATA0_SHIFT
#define DAC_DATL_DATA0_WIDTH
#define DAC DATL DATA0(x)
(((uint8 t)(((uint8 t)(x)) << DAC DATL DATAO SHIFT)) & DAC DATL DATAO MASK)
/* DATH Bit Fields */
#define DAC DATH DATA1 MASK
                                          0 \times F_{11}
#define DAC DATH DATA1 SHIFT
                                          0
```

```
#define DAC DATH DATA1 WIDTH
#define DAC DATH DATA1(x)
(((uint8 t)(((uint8 t)(x)) << DAC DATH DATA1 SHIFT)) & DAC DATH DATA1 MASK)
/* SR Bit Fields */
#define DAC SR DACBFRPBF MASK
                                                   0x111
#define DAC SR DACBFRPBF SHIFT
                                                   \cap
#define DAC SR DACBFRPBF WIDTH
                                                   1
#define DAC SR DACBFRPBF(x)
(((uint8_t)(((uint8_t)(x))<<DAC SR DACBFRPBF SHIFT))&DAC SR DACBFRPBF MAS
K)
#define DAC SR DACBFRPTF MASK
                                                   0x2u
#define DAC_SR_DACBFRPTF_SHIFT
                                                   1
#define DAC SR DACBFRPTF WIDTH
#define DAC SR DACBFRPTF(x)
(((uint8 t)(((uint8 t)(x)) << DAC SR DACBFRPTF SHIFT)) &DAC SR DACBFRPTF MAS
/* C0 Bit Fields */
#define DAC CO DACBBIEN MASK
                                                   0×111
#define DAC CO DACBBIEN SHIFT
                                                   0
#define DAC CO DACBBIEN WIDTH
                                                   1
#define DAC CO DACBBIEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACBBIEN SHIFT)) & DAC CO DACBBIEN MASK)
#define DAC CO DACBTIEN MASK
                                                  0x2u
#define DAC CO DACBTIEN SHIFT
#define DAC CO DACBTIEN WIDTH
                                                   1
#define DAC CO DACBTIEN(x)
(((uint8 t)(((uint8 t)(x))<<DAC CO DACBTIEN SHIFT))&DAC CO DACBTIEN MASK)
#define DAC CO LPEN MASK
                                                   0x8u
#define DAC_CO_LPEN_SHIFT
                                                   3
#define DAC_CO_LPEN_WIDTH
#define DAC CO LPEN(x)
(((uint8 t) (((uint8 t)(x)) << DAC CO LPEN SHIFT)) & DAC CO LPEN MASK)
#define DAC CO DACSWTRG MASK
                                                   0x10u
#define DAC CO DACSWTRG SHIFT
                                                   4
#define DAC CO DACSWTRG WIDTH
                                                   1
#define DAC CO DACSWTRG(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACSWTRG SHIFT)) & DAC CO DACSWTRG MASK)
#define DAC_CO_DACTRGSEL_MASK
                                                   0x20u
#define DAC CO DACTRGSEL SHIFT
                                                   5
#define DAC CO DACTRGSEL WIDTH
                                                   1
#define DAC CO DACTRGSEL(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACTRGSEL SHIFT)) &DAC CO DACTRGSEL MAS
#define DAC CO DACRFS MASK
                                                   0x40u
#define DAC_C0_DACRFS_SHIFT
                                                   6
#define DAC_CO_DACRFS_WIDTH
                                                   1
#define DAC CO DACRFS(x)
(((uint8 t)(((uint8 t)(x)) << DAC CO DACRFS SHIFT)) & DAC CO DACRFS MASK)
#define DAC CO DACEN MASK
                                                   0x80u
#define DAC CO DACEN SHIFT
                                                   7
#define DAC CO DACEN WIDTH
#define DAC CO DACEN(x)
(((uint8 t) (((uint8 t)(x)) << DAC CO DACEN SHIFT)) & DAC CO DACEN MASK)
/* C1 Bit Fields */
#define DAC C1 DACBFEN MASK
                                                   0x1u
#define DAC C1 DACBFEN SHIFT
                                                   \cap
                                                   1
#define DAC C1 DACBFEN WIDTH
#define DAC C1 DACBFEN(x)
(((uint8 t)(((uint8 t)(x)) << DAC C1 DACBFEN SHIFT)) & DAC C1 DACBFEN MASK)
#define DAC C1 DACBFMD MASK
                                                   0 \times 411
```

```
#define DAC C1 DACBFMD SHIFT
                                                   2
#define DAC_C1_DACBFMD_WIDTH
#define DAC_C1_DACBFMD(x)
(((uint8 t)(((uint8 t)(x)) << DAC C1 DACBFMD SHIFT)) & DAC C1 DACBFMD MASK)
#define DAC C1 DMAEN MASK
                                                   0 \times 8011
#define DAC C1 DMAEN SHIFT
#define DAC C1 DMAEN WIDTH
                                                    1
#define DAC C1 DMAEN(x)
(((uint8 t) (((uint8 t)(x)) << DAC C1 DMAEN SHIFT)) &DAC C1 DMAEN MASK)
/* C2 Bit Fields */
#define DAC_C2_DACBFUP_MASK
#define DAC_C2_DACBFUP_SHIFT
                                                    0x1u
                                                    0
#define DAC_C2_DACBFUP_WIDTH
#define DAC C2 DACBFUP(x)
(((uint8 t)(((uint8 t)(x)) << DAC C2 DACBFUP SHIFT)) &DAC C2 DACBFUP MASK)
#define DAC C2 DACBFRP MASK
#define DAC C2 DACBFRP SHIFT
                                                    4
#define DAC C2 DACBFRP WIDTH
                                                    1
#define DAC C2 DACBFRP(x)
(((uint8 t)(((uint8 t)(x)) << DAC C2 DACBFRP SHIFT)) &DAC C2 DACBFRP MASK)
/*!
 * @ }
 */ /* end of group DAC Register Masks */
/* DAC - Peripheral instance base addresses */
/** Peripheral DACO base address */
#define DAC0 BASE
                                                   (0x4003F000u)
/** Peripheral DACO base pointer */
#define DAC0
                                                    ((DAC Type *)DACO_BASE)
#define DAC0 BASE PTR
/** Array initializer of DAC peripheral base addresses */
                                                   { DACO BASE }
#define DAC BASE ADDRS
/** Array initializer of DAC peripheral base pointers */
#define DAC BASE PTRS
                                                   { DACO }
   -- DAC - Register accessor macros
---- */
* @addtogroup DAC Register Accessor Macros DAC - Register accessor
macros
* @ {
 */
/* DAC - Register instance definitions */
/* DAC0 */
#define DAC0 DAT0L
                                                   DAC DATL REG(DAC0,0)
#define DACO_DATOH
                                                   DAC DATH REG(DAC0,0)
#define DAC0 DAT1L
                                                   DAC DATL REG(DAC0,1)
#define DAC0 DAT1H
                                                   DAC DATH REG(DAC0,1)
#define DAC0 SR
                                                   DAC SR REG(DAC0)
#define DAC0 C0
                                                   DAC CO REG(DACO)
#define DAC0 C1
                                                   DAC C1 REG(DAC0)
                                                   DAC C2 REG(DAC0)
#define DAC0 C2
```

```
/* DAC - Register array accessors */
#define DACO_DATL(index)
                                           DAC DATL REG(DACO, index)
#define DAC0 DATH(index)
                                           DAC DATH REG(DACO, index)
/*!
* @ }
*/ /* end of group DAC Register Accessor Macros */
/*!
* @ }
 */ /* end of group DAC Peripheral Access Layer */
/* -----
  -- DMA Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup DMA Peripheral Access Layer DMA Peripheral Access Layer
* @ {
*/
/** DMA - Register Layout Typedef */
typedef struct {
     uint8 t RESERVED 0[256];
                                             /* offset: 0x100,
 struct {
array step: 0x10 */
    IO uint32 t SAR;
                                              /**< Source Address
Register, array offset: 0x100, array step: 0x10 */
                                              /**< Destination
    IO uint32 t DAR;
Address Register, array offset: 0x104, array step: 0x10 */
                                              /* offset: 0x108,
   union {
array step: 0x10 */
     __IO uint32_t DSR_BCR;
                                               /**< DMA Status
Register / Byte Count Register, array offset: 0x108, array step: 0x10 */
                                                /* offset: 0x108,
    struct {
array step: 0x10 */
          uint8 t RESERVED 0[3];
       IO uint8 t DSR;
                                                  /**< DMA DSR0
register...DMA DSR3 register., array offset: 0x10B, array step: 0x10 */
     } DMA DSR ACCESS8BIT;
   };
    IO uint32 t DCR;
                                              /**< DMA Control
Register, array offset: 0x10C, array step: 0x10 */
 } DMA[4];
} DMA Type, *DMA MemMapPtr;
/* -----
  -- DMA - Register accessor macros
---- */
* @addtogroup DMA Register Accessor Macros DMA - Register accessor
macros
```

```
* @ {
 */
/* DMA - Register accessors */
#define DMA SAR REG(base,index)
                                                  ((base) -> DMA[index].SAR)
#define DMA SAR COUNT
#define DMA DAR REG(base,index)
                                                  ((base) -> DMA [index].DAR)
#define DMA DAR COUNT
#define DMA DSR BCR REG(base, index)
                                                  ((base)-
>DMA[index].DSR BCR)
#define DMA DSR BCR COUNT
#define DMA DSR REG(base,index)
                                                  ((base)-
>DMA[index].DMA DSR ACCESS8BIT.DSR)
#define DMA DSR COUNT
#define DMA DCR REG(base,index)
                                                  ((base) ->DMA[index].DCR)
#define DMA DCR COUNT
/*!
* @}
*/ /* end of group DMA Register Accessor Macros */
/* -----
 -- DMA Register Masks
---- */
/*!
* @addtogroup DMA Register Masks DMA Register Masks
* @ {
* /
/* SAR Bit Fields */
#define DMA SAR SAR MASK
                                                  0xFFFFFFFFu
#define DMA SAR SAR SHIFT
#define DMA_SAR_SAR_WIDTH
                                                  32
#define DMA SAR SAR(x)
(((uint32 t)(((uint32 t)(x))<<DMA SAR SAR SHIFT))&DMA SAR SAR MASK)
/* DAR Bit Fields */
#define DMA DAR DAR MASK
                                                  0xFFFFFFFFu
#define DMA DAR DAR SHIFT
                                                  \cap
#define DMA DAR DAR WIDTH
                                                  32
#define DMA DAR DAR(x)
(((uint32_t)(((uint32_t)(x)) << DMA_DAR_DAR_SHIFT)) & DMA_DAR_DAR_DAR_MASK)
/* DSR BCR Bit Fields */
#define DMA DSR BCR BCR MASK
                                                  0xFFFFFFu
#define DMA DSR BCR BCR SHIFT
                                                  \cap
#define DMA DSR BCR BCR WIDTH
                                                  24
#define DMA DSR BCR BCR(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR BCR SHIFT)) & DMA DSR BCR BCR MAS
K)
#define DMA DSR BCR DONE MASK
                                                  0x1000000u
#define DMA DSR BCR DONE SHIFT
                                                  24
#define DMA DSR BCR DONE WIDTH
#define DMA DSR BCR DONE(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR DONE SHIFT))&DMA DSR BCR DONE M
ASK)
#define DMA DSR BCR BSY MASK
                                                  0x2000000u
```

```
#define DMA DSR BCR BSY SHIFT
                                                  25
#define DMA DSR BCR BSY WIDTH
                                                  1
#define DMA DSR BCR BSY(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BSY SHIFT))&DMA DSR BCR BSY MAS
#define DMA DSR BCR REQ MASK
                                                  0x4000000u
#define DMA DSR BCR REQ SHIFT
                                                  26
#define DMA DSR BCR REO WIDTH
                                                  1
#define DMA DSR BCR REQ(x)
(((uint32 t)(((uint32 t)(x)) << DMA DSR BCR REQ SHIFT)) & DMA DSR BCR REQ MAS
K)
#define DMA DSR BCR BED MASK
                                                  0x10000000u
#define DMA DSR BCR BED SHIFT
                                                  28
#define DMA DSR BCR BED WIDTH
                                                  1
#define DMA DSR BCR BED(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BED SHIFT))&DMA DSR BCR BED MAS
#define DMA DSR BCR BES MASK
                                                  0x20000000u
#define DMA DSR BCR BES SHIFT
                                                  29
#define DMA DSR BCR BES WIDTH
                                                  1
#define DMA DSR BCR BES(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR BES SHIFT))&DMA DSR BCR BES MAS
K)
#define DMA DSR BCR CE MASK
                                                  0x40000000u
#define DMA DSR BCR CE SHIFT
                                                   30
#define DMA DSR BCR CE WIDTH
                                                  1
#define DMA DSR BCR CE(x)
(((uint32 t)(((uint32 t)(x))<<DMA DSR BCR CE SHIFT))&DMA DSR BCR CE MASK)
/* DCR Bit Fields */
#define DMA DCR LCH2 MASK
                                                  0x3u
                                                  0
#define DMA DCR LCH2 SHIFT
#define DMA DCR LCH2 WIDTH
#define DMA DCR LCH2(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR LCH2 SHIFT))&DMA DCR LCH2 MASK)
#define DMA DCR LCH1 MASK
                                                  0xCu
#define DMA DCR LCH1 SHIFT
                                                   2
                                                   2
#define DMA DCR LCH1 WIDTH
#define DMA_DCR_LCH1(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR LCH1 SHIFT))&DMA DCR LCH1 MASK)
#define DMA DCR LINKCC MASK
                                                  0x30u
#define DMA DCR LINKCC SHIFT
                                                   4
#define DMA DCR LINKCC WIDTH
                                                   2
#define DMA DCR LINKCC(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR LINKCC SHIFT)) & DMA DCR LINKCC MASK)
#define DMA DCR D REQ MASK
                                                  0x80u
#define DMA_DCR_D_REQ_SHIFT
                                                   7
#define DMA DCR D REQ WIDTH
#define DMA DCR D REQ(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR D REQ SHIFT)) & DRA DCR D REQ MASK)
#define DMA DCR DMOD MASK
                                                  0xF00u
#define DMA DCR DMOD SHIFT
                                                  8
#define DMA DCR DMOD WIDTH
                                                   4
#define DMA DCR DMOD(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR DMOD SHIFT))&DMA DCR DMOD MASK)
#define DMA DCR SMOD MASK
                                                  0xF000u
#define DMA DCR SMOD SHIFT
                                                  12
#define DMA DCR SMOD WIDTH
                                                   4
#define DMA DCR SMOD(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR SMOD SHIFT))&DMA DCR SMOD MASK)
#define DMA DCR START MASK
                                                  0x10000u
```

```
#define DMA DCR START SHIFT
                                                  16
#define DMA DCR START WIDTH
                                                  1
#define DMA_DCR_START(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR START SHIFT))&DMA DCR START MASK)
#define DMA DCR DSIZE MASK
                                                  0x60000u
#define DMA DCR DSIZE SHIFT
                                                  17
#define DMA DCR DSIZE WIDTH
                                                  2
#define DMA DCR DSIZE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR DSIZE SHIFT)) & DMA DCR DSIZE MASK)
#define DMA DCR DINC MASK
                                                  0x80000u
#define DMA DCR DINC SHIFT
                                                  19
#define DMA_DCR_DINC_WIDTH
                                                  1
#define DMA DCR DINC(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR DINC SHIFT))&DMA DCR DINC MASK)
#define DMA DCR SSIZE MASK
                                                  0x300000u
#define DMA DCR SSIZE SHIFT
                                                  20
#define DMA DCR SSIZE WIDTH
#define DMA DCR SSIZE(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR SSIZE SHIFT)) & DMA DCR SSIZE MASK)
#define DMA DCR SINC MASK
                                                  0x400000u
#define DMA DCR SINC SHIFT
                                                  2.2
#define DMA DCR SINC WIDTH
#define DMA DCR SINC(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR SINC SHIFT))&DMA DCR SINC MASK)
#define DMA DCR EADREQ MASK
                                                  0x800000u
#define DMA DCR EADREQ SHIFT
                                                  23
#define DMA DCR EADREQ WIDTH
                                                  1
#define DMA DCR EADREQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR EADREQ SHIFT))&DMA DCR EADREQ MASK)
#define DMA DCR AA MASK
                                                  0x10000000u
                                                  28
#define DMA DCR AA SHIFT
#define DMA DCR AA WIDTH
#define DMA DCR AA(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR AA SHIFT))&DMA DCR AA MASK)
                                                  0x20000000u
#define DMA DCR CS MASK
#define DMA DCR CS SHIFT
                                                  29
#define DMA DCR CS WIDTH
                                                  1
#define DMA_DCR_CS(x)
(((uint32 t)(((uint32 t)(x)) << DMA DCR CS SHIFT)) & DMA DCR CS MASK)
#define DMA DCR ERQ MASK
                                                  0x40000000u
                                                  30
#define DMA DCR ERQ SHIFT
#define DMA DCR ERQ WIDTH
                                                  1
#define DMA DCR ERQ(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR ERQ SHIFT))&DMA DCR ERQ MASK)
#define DMA DCR EINT MASK
                                                  0x80000000u
#define DMA_DCR_EINT_SHIFT
                                                  31
#define DMA DCR EINT WIDTH
#define DMA DCR EINT(x)
(((uint32 t)(((uint32 t)(x))<<DMA DCR EINT SHIFT))&DMA DCR EINT MASK)
/ * !
* @ }
*/ /* end of group DMA Register Masks */
/* DMA - Peripheral instance base addresses */
/** Peripheral DMA base address */
#define DMA BASE
                                                   (0x40008000u)
/** Peripheral DMA base pointer */
#define DMA0
                                                   ((DMA Type *)DMA BASE)
```

```
#define DMA BASE PTR
                                                 (DMA0)
/** Array initializer of DMA peripheral base addresses */
#define DMA BASE ADDRS
                                                { DMA BASE }
/** Array \overline{\text{initializer}} of DMA peripheral base pointers \overline{\text{*}}/
#define DMA BASE PTRS
                                                { DMA0 }
/* -----
  -- DMA - Register accessor macros
                                   _____
_____ */
/ * !
 * @addtogroup DMA Register Accessor Macros DMA - Register accessor
macros
* @ {
 */
/* DMA - Register instance definitions */
/* DMA */
#define DMA SAR0
                                                 DMA SAR REG(DMA0,0)
                                                 DMA_DAR REG(DMA0,0)
#define DMA DAR0
                                                 DMA DSR BCR REG(DMA0,0)
#define DMA DSR BCR0
#define DMA DSR0
                                                 DMA DSR REG(DMA0,0)
                                                 DMA DCR REG(DMA0,0)
#define DMA DCR0
#define DMA SAR1
                                                 DMA SAR REG(DMA0,1)
#define DMA DAR1
                                                 DMA DAR REG(DMA0,1)
#define DMA DSR BCR1
                                                 DMA DSR BCR REG(DMA0,1)
#define DMA DSR1
                                                 DMA DSR REG(DMA0,1)
#define DMA DCR1
                                                 DMA DCR REG(DMA0,1)
#define DMA SAR2
                                                 DMA SAR REG(DMA0,2)
#define DMA DAR2
                                                 DMA DAR REG(DMA0,2)
#define DMA DSR BCR2
                                                 DMA DSR BCR REG(DMA0,2)
#define DMA DSR2
                                                 DMA DSR REG(DMA0,2)
                                                 DMA DCR REG(DMA0,2)
#define DMA DCR2
#define DMA SAR3
                                                 DMA SAR REG(DMA0,3)
#define DMA DAR3
                                                 DMA DAR REG(DMA0,3)
                                                 DMA DSR BCR REG(DMA0,3)
#define DMA DSR BCR3
#define DMA DSR3
                                                 DMA DSR REG(DMA0,3)
#define DMA DCR3
                                                 DMA DCR REG(DMA0,3)
/* DMA - Register array accessors */
#define DMA SAR(index)
                                                 DMA SAR REG(DMA0, index)
#define DMA DAR(index)
                                                 DMA DAR REG(DMA0, index)
#define DMA_DSR_BCR(index)
DMA DSR BCR REG(DMA0, index)
#define DMA DSR(index)
                                                 DMA DSR REG(DMA0,index)
#define DMA DCR(index)
                                                 DMA DCR REG(DMA0, index)
/ * !
* @}
 */ /* end of group DMA Register Accessor Macros */
/*!
 * @ }
 */ /* end of group DMA Peripheral Access Layer */
```

```
-- DMAMUX Peripheral Access Layer
---- */
/*!
* @addtogroup DMAMUX Peripheral Access Layer DMAMUX Peripheral Access
Laver
* @ {
* /
/** DMAMUX - Register Layout Typedef */
typedef struct {
 IO uint8 t CHCFG[4];
                                           /**< Channel
Configuration register, array offset: 0x0, array step: 0x1 */
} DMAMUX_Type, *DMAMUX_MemMapPtr;
/* -----
  -- DMAMUX - Register accessor macros
---- */
* @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor
macros
* @ {
 */
/* DMAMUX - Register accessors */
#define DMAMUX CHCFG REG(base,index)
                                         ((base)->CHCFG[index])
#define DMAMUX CHCFG COUNT
/*!
*/ /* end of group DMAMUX Register Accessor Macros */
/* -----
  -- DMAMUX Register Masks
  ______
---- */
/*!
* @addtogroup DMAMUX Register Masks DMAMUX Register Masks
* @ {
*/
/* CHCFG Bit Fields */
#define DMAMUX CHCFG SOURCE MASK
                                         0x3Fu
#define DMAMUX_CHCFG_SOURCE_SHIFT
#define DMAMUX_CHCFG_SOURCE_WIDTH
#define DMAMUX CHCFG SOURCE(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG SOURCE SHIFT)) & DMAMUX CHCFG SOUR
CE MASK)
#define DMAMUX CHCFG TRIG MASK
                                         0x40u
#define DMAMUX_CHCFG TRIG SHIFT
```

```
#define DMAMUX CHCFG TRIG WIDTH
                                              1
#define DMAMUX CHCFG TRIG(x)
(((uint8 t)(((uint8 t)(x)) << DMAMUX CHCFG TRIG SHIFT)) & DMAMUX CHCFG TRIG M
#define DMAMUX CHCFG ENBL MASK
                                              0x80u
#define DMAMUX CHCFG ENBL SHIFT
#define DMAMUX CHCFG ENBL WIDTH
                                              1
#define DMAMUX CHCFG ENBL(x)
(((uint8_t)(((uint8_t)(x)) << DMAMUX CHCFG ENBL SHIFT)) & DMAMUX CHCFG ENBL M
ASK)
/*!
* @ }
*/ /* end of group DMAMUX Register Masks */
/* DMAMUX - Peripheral instance base addresses */
/** Peripheral DMAMUX0 base address */
#define DMAMUX0 BASE
                                              (0x40021000u)
/** Peripheral DMAMUX0 base pointer */
#define DMAMUX0
                                              ((DMAMUX Type
*) DMAMUX0 BASE)
#define DMAMUX0 BASE PTR
                                              (DMAMUX0)
/** Array initializer of DMAMUX peripheral base addresses */
                                             { DMAMUX0 BASE }
#define DMAMUX BASE ADDRS
/** Array initializer of DMAMUX peripheral base pointers */
#define DMAMUX BASE PTRS
                                              { DMAMUX0 }
/* -----
  -- DMAMUX - Register accessor macros
  ______
---- */
/*!
* @addtogroup DMAMUX Register Accessor Macros DMAMUX - Register accessor
macros
 * @ {
* /
/* DMAMUX - Register instance definitions */
/* DMAMUX0 */
#define DMAMUX0 CHCFG0
DMAMUX_CHCFG REG(DMAMUX0,0)
#define DMAMUX0 CHCFG1
DMAMUX CHCFG REG (DMAMUX0,1)
#define DMAMUX0 CHCFG2
DMAMUX CHCFG REG (DMAMUX0, 2)
#define DMAMUX0 CHCFG3
DMAMUX CHCFG REG(DMAMUX0,3)
/* DMAMUX - Register array accessors */
#define DMAMUX0 CHCFG(index)
DMAMUX CHCFG REG (DMAMUX0, index)
/*!
* @ }
 */ /* end of group DMAMUX Register Accessor Macros */
```

```
/*!
* @ }
*/ /* end of group DMAMUX Peripheral Access Layer */
/* -----
  -- FGPIO Peripheral Access Layer
_____ */
/ * !
* @addtogroup FGPIO Peripheral Access Layer FGPIO Peripheral Access
Layer
* @ {
* /
/** FGPIO - Register Layout Typedef */
typedef struct {
 IO uint32 t PDOR;
                                               /**< Port Data Output
Register, offset: 0x0 */
 O uint32 t PSOR;
                                               /**< Port Set Output
Register, offset: 0x4 */
 O uint32 t PCOR;
                                               /**< Port Clear Output
Register, offset: 0x8 */
 O uint32 t PTOR;
                                              /**< Port Toggle
Output Register, offset: 0xC */
 I uint32 t PDIR;
                                               /**< Port Data Input
Register, offset: 0x10 */
  IO uint32 t PDDR;
                                               /**< Port Data
Direction Register, offset: 0x14 */
} FGPIO Type, *FGPIO MemMapPtr;
/* -----
  -- FGPIO - Register accessor macros
---- */
/*!
* @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor
macros
* @ {
*/
/* FGPIO - Register accessors */
#define FGPIO PDOR REG(base)
                                             ((base)->PDOR)
#define FGPIO PSOR REG(base)
                                             ((base)->PSOR)
#define FGPIO PCOR REG(base)
                                             ((base) ->PCOR)
#define FGPIO PTOR REG(base)
                                             ((base)->PTOR)
#define FGPIO PDIR REG(base)
                                             ((base) ->PDIR)
#define FGPIO_PDDR_REG(base)
                                             ((base) ->PDDR)
/ * !
* @ }
*/ /* end of group FGPIO Register Accessor Macros */
```

```
-- FGPIO Register Masks
---- */
/*!
 * @addtogroup FGPIO Register Masks FGPIO Register Masks
 * /
/* PDOR Bit Fields */
#define FGPIO PDOR PDO MASK
                                                  0xFFFFFFFFu
#define FGPIO PDOR PDO SHIFT
                                                  \cap
#define FGPIO PDOR PDO WIDTH
                                                  32
#define FGPIO PDOR PDO(x)
(((uint32_t)(((uint32_t)(x))<<FGPIO_PDOR_PDO_SHIFT))&FGPIO_PDOR_PDO_MASK)</pre>
/* PSOR Bit Fields */
#define FGPIO PSOR PTSO MASK
                                                  0xFFFFFFFFu
#define FGPIO PSOR PTSO SHIFT
                                                  \cap
#define FGPIO_PSOR_PTSO WIDTH
                                                  32
#define FGPIO PSOR PTSO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PSOR PTSO SHIFT))&FGPIO PSOR PTSO MAS
/* PCOR Bit Fields */
#define FGPIO PCOR PTCO MASK
                                                  (177777777X)
#define FGPIO PCOR PTCO SHIFT
                                                  Ω
#define FGPIO PCOR PTCO WIDTH
                                                  32
#define FGPIO PCOR PTCO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PCOR PTCO SHIFT))&FGPIO PCOR PTCO MAS
K)
/* PTOR Bit Fields */
#define FGPIO PTOR PTTO MASK
                                                  0xFFFFFFFFu
#define FGPIO PTOR PTTO SHIFT
#define FGPIO PTOR PTTO WIDTH
                                                  32
#define FGPIO PTOR PTTO(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PTOR PTTO SHIFT))&FGPIO PTOR PTTO MAS
K)
/* PDIR Bit Fields */
#define FGPIO PDIR PDI MASK
                                                  0xFFFFFFFFu
#define FGPIO PDIR PDI SHIFT
                                                  Ω
#define FGPIO PDIR PDI WIDTH
                                                  32
#define FGPIO PDIR PDI(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDIR PDI SHIFT))&FGPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define FGPIO_PDDR_PDD_MASK
                                                  0xFFFFFFFFu
#define FGPIO PDDR PDD SHIFT
                                                  0
#define FGPIO PDDR PDD WIDTH
                                                  32
#define FGPIO PDDR PDD(x)
(((uint32 t)(((uint32 t)(x))<<FGPIO PDDR PDD SHIFT))&FGPIO PDDR PDD MASK)
/*!
 */ /* end of group FGPIO Register Masks */
/* FGPIO - Peripheral instance base addresses */
/** Peripheral FGPIOA base address */
#define FGPIOA BASE
                                                  (0xF80FF000u)
/** Peripheral FGPIOA base pointer */
```

```
#define FGPIOA
                                                 ((FGPIO_Type
*)FGPIOA BASE)
#define FGPIOA BASE PTR
                                                 (FGPIOA)
/** Peripheral FGPIOB base address */
#define FGPIOB BASE
                                                 (0xF80FF040u)
/** Peripheral FGPIOB base pointer */
#define FGPIOB
                                                 ((FGPIO Type
*) FGPIOB BASE)
#define FGPIOB BASE PTR
                                                 (FGPIOB)
/** Peripheral FGPIOC base address */
#define FGPIOC_BASE
                                                 (0xF80FF080u)
/** Peripheral FGPIOC base pointer */
#define FGPIOC
                                                 ((FGPIO Type
*) FGPIOC BASE)
#define FGPIOC BASE PTR
                                                 (FGPIOC)
/** Peripheral FGPIOD base address */
#define FGPIOD BASE
                                                 (0xF80FF0C0u)
/** Peripheral FGPIOD base pointer */
#define FGPIOD
                                                 ((FGPIO Type
*) FGPIOD BASE)
#define FGPIOD BASE PTR
                                                 (FGPIOD)
/** Peripheral FGPIOE base address */
                                                 (0xF80FF100u)
#define FGPIOE BASE
/** Peripheral FGPIOE base pointer */
#define FGPIOE
                                                 ((FGPIO Type
*) FGPIOE BASE)
#define FGPIOE BASE PTR
                                                 (FGPIOE)
/** Array initializer of FGPIO peripheral base addresses */
#define FGPIO BASE ADDRS
                                                { FGPIOA BASE,
FGPIOB BASE, FGPIOC BASE, FGPIOD BASE, FGPIOE BASE }
/** Array initializer of FGPIO peripheral base pointers */
#define FGPIO BASE PTRS
                                                { FGPIOA, FGPIOB,
FGPIOC, FGPIOD, FGPIOE }
/* -----
   -- FGPIO - Register accessor macros
---- */
/*!
 * @addtogroup FGPIO Register Accessor Macros FGPIO - Register accessor
macros
* @ {
 */
/* FGPIO - Register instance definitions */
/* FGPIOA */
#define FGPIOA PDOR
                                                FGPIO PDOR REG(FGPIOA)
#define FGPIOA PSOR
                                                FGPIO PSOR REG(FGPIOA)
                                                FGPIO PCOR REG(FGPIOA)
#define FGPIOA PCOR
                                                FGPIO PTOR REG(FGPIOA)
#define FGPIOA PTOR
#define FGPIOA_PDIR
                                                FGPIO PDIR REG(FGPIOA)
#define FGPIOA PDDR
                                                FGPIO PDDR REG(FGPIOA)
/* FGPIOB */
#define FGPIOB PDOR
                                                FGPIO PDOR REG(FGPIOB)
#define FGPIOB PSOR
                                                FGPIO PSOR REG(FGPIOB)
#define FGPIOB PCOR
                                                FGPIO PCOR REG(FGPIOB)
#define FGPIOB PTOR
                                                FGPIO PTOR REG(FGPIOB)
```

```
FGPIO PDIR REG(FGPIOB)
#define FGPIOB PDIR
                                                FGPIO PDDR REG(FGPIOB)
#define FGPIOB PDDR
/* FGPIOC */
#define FGPIOC PDOR
                                                FGPIO PDOR REG(FGPIOC)
#define FGPIOC PSOR
                                                FGPIO PSOR REG(FGPIOC)
                                                FGPIO PCOR REG(FGPIOC)
#define FGPIOC PCOR
                                                FGPIO PTOR REG(FGPIOC)
#define FGPIOC PTOR
#define FGPIOC PDIR
                                                FGPIO PDIR REG(FGPIOC)
#define FGPIOC PDDR
                                                FGPIO PDDR REG(FGPIOC)
/* FGPIOD */
#define FGPIOD PDOR
                                                FGPIO PDOR REG(FGPIOD)
#define FGPIOD PSOR
                                                FGPIO PSOR REG(FGPIOD)
#define FGPIOD PCOR
                                                FGPIO PCOR REG(FGPIOD)
#define FGPIOD PTOR
                                                FGPIO PTOR REG(FGPIOD)
#define FGPIOD PDIR
                                                FGPIO PDIR REG(FGPIOD)
#define FGPIOD PDDR
                                                FGPIO_PDDR_REG(FGPIOD)
/* FGPIOE */
#define FGPIOE PDOR
                                                FGPIO PDOR REG(FGPIOE)
#define FGPIOE PSOR
                                                FGPIO PSOR REG(FGPIOE)
                                                FGPIO PCOR REG(FGPIOE)
#define FGPIOE PCOR
#define FGPIOE PTOR
                                                FGPIO PTOR REG(FGPIOE)
#define FGPIOE PDIR
                                                FGPIO PDIR REG(FGPIOE)
#define FGPIOE PDDR
                                                FGPIO PDDR REG(FGPIOE)
/*!
* @ }
*/ /* end of group FGPIO Register Accessor Macros */
/*!
* @}
*/ /* end of group FGPIO Peripheral Access Layer */
/* -----
  -- FTFA Peripheral Access Layer
---- */
/*!
 * @addtogroup FTFA Peripheral Access Layer FTFA Peripheral Access Layer
 * @ {
* /
/** FTFA - Register Layout Typedef */
typedef struct {
                                                  /**< Flash Status
 IO uint8 t FSTAT;
Register, offset: 0x0 */
                                                  /**< Flash
  IO uint8 t FCNFG;
Configuration Register, offset: 0x1 */
  I uint8 t FSEC;
                                                 /**< Flash Security
Register, offset: 0x2 */
  I uint8 t FOPT;
                                                  /**< Flash Option
Register, offset: 0x3 */
 IO uint8 t FCCOB3;
                                                  /**< Flash Common
Command Object Registers, offset: 0x4 */
 IO uint8 t FCCOB2;
                                                  /**< Flash Common
Command Object Registers, offset: 0x5 */
```

```
__IO uint8_t FCCOB1;
                                                  /**< Flash Common
Command Object Registers, offset: 0x6 */
  __IO uint8_t FCCOB0;
                                                   /**< Flash Common
Command Object Registers, offset: 0x7 */
  IO uint8 t FCCOB7;
                                                   /**< Flash Common
Command Object Registers, offset: 0x8 */
                                                   /**< Flash Common
  IO uint8 t FCCOB6;
Command Object Registers, offset: 0x9 */
  IO uint8 t FCCOB5;
                                                  /**< Flash Common
Command Object Registers, offset: 0xA */
  IO uint8 t FCCOB4;
                                                  /**< Flash Common
Command Object Registers, offset: 0xB */
  IO uint8 t FCCOBB;
                                                   /**< Flash Common
Command Object Registers, offset: 0xC */
                                                  /**< Flash Common
  IO uint8 t FCCOBA;
Command Object Registers, offset: 0xD */
  __IO uint8_t FCCOB9;
                                                  /**< Flash Common
Command Object Registers, offset: 0xE */
  IO uint8 t FCCOB8;
                                                  /**< Flash Common
Command Object Registers, offset: 0xF */
  IO uint8 t FPROT3;
                                                  /**< Program Flash
Protection Registers, offset: 0x10 */
  IO uint8 t FPROT2;
                                                  /**< Program Flash
Protection Registers, offset: 0x11 */
  IO uint8 t FPROT1;
                                                  /**< Program Flash
Protection Registers, offset: 0x12 */
  IO uint8 t FPROT0;
                                                  /**< Program Flash
Protection Registers, offset: 0x13 */
} FTFA Type, *FTFA MemMapPtr;
/* -----
   -- FTFA - Register accessor macros
---- */
/*!
 * @addtogroup FTFA_Register_Accessor_Macros FTFA - Register accessor
macros
* @ {
 */
/* FTFA - Register accessors */
#define FTFA_FSTAT_REG(base)
                                                 ((base)->FSTAT)
#define FTFA_FCNFG_REG(base)
                                                 ((base) ->FCNFG)
#define FTFA FSEC REG(base)
                                                 ((base)->FSEC)
#define FTFA FOPT REG(base)
                                                 ((base)->FOPT)
#define FTFA FCCOB3 REG(base)
                                                 ((base)->FCCOB3)
#define FTFA FCCOB2 REG(base)
                                                 ((base) ->FCCOB2)
#define FTFA FCCOB1 REG(base)
                                                 ((base)->FCCOB1)
#define FTFA FCCOB0 REG(base)
                                                 ((base) ->FCCOB0)
#define FTFA_FCCOB7_REG(base)
                                                 ((base)->FCCOB7)
#define FTFA_FCCOB6_REG(base)
                                                 ((base)->FCCOB6)
#define FTFA_FCCOB5_REG(base)
                                                 ((base)->FCCOB5)
#define FTFA_FCCOB4_REG(base)
                                                 ((base)->FCCOB4)
#define FTFA FCCOBB REG(base)
                                                 ((base)->FCCOBB)
#define FTFA FCCOBA REG(base)
                                                 ((base) ->FCCOBA)
#define FTFA FCCOB9 REG(base)
                                                 ((base)->FCCOB9)
#define FTFA FCCOB8 REG(base)
                                                 ((base)->FCCOB8)
```

```
#define FTFA FPROT3 REG(base)
                                                ((base)->FPROT3)
#define FTFA FPROT2 REG(base)
                                                ((base)->FPROT2)
#define FTFA_FPROT1_REG(base)
                                                ((base)->FPROT1)
#define FTFA FPROTO REG(base)
                                                ((base) ->FPROT0)
/*!
* @ }
*/ /* end of group FTFA Register Accessor Macros */
/* -----
_____
  -- FTFA Register Masks
---- */
 * @addtogroup FTFA Register Masks FTFA Register Masks
 * @ {
 */
/* FSTAT Bit Fields */
#define FTFA FSTAT MGSTAT0 MASK
                                                0x1u
#define FTFA FSTAT MGSTATO SHIFT
                                                Ω
#define FTFA FSTAT MGSTAT0 WIDTH
#define FTFA FSTAT MGSTAT0(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT MGSTATO SHIFT))&FTFA FSTAT MGSTATO
#define FTFA FSTAT FPVIOL MASK
                                                0x10u
#define FTFA FSTAT FPVIOL SHIFT
#define FTFA FSTAT FPVIOL WIDTH
                                                1
#define FTFA FSTAT FPVIOL(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT FPVIOL SHIFT))&FTFA FSTAT FPVIOL M
ASK)
#define FTFA FSTAT ACCERR MASK
                                                0x20u
#define FTFA FSTAT ACCERR SHIFT
                                                5
#define FTFA_FSTAT_ACCERR_WIDTH
                                                1
#define FTFA FSTAT_ACCERR(x)
(((uint8_t)(((uint8_t)(x))<<FTFA FSTAT ACCERR SHIFT))&FTFA FSTAT ACCERR M
ASK)
#define FTFA FSTAT RDCOLERR MASK
                                                0x40u
#define FTFA FSTAT RDCOLERR SHIFT
#define FTFA FSTAT RDCOLERR WIDTH
#define FTFA FSTAT RDCOLERR(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT RDCOLERR SHIFT))&FTFA FSTAT RDCOLE
RR MASK)
#define FTFA FSTAT CCIF MASK
                                                0x80u
#define FTFA FSTAT CCIF SHIFT
                                                7
#define FTFA FSTAT CCIF WIDTH
#define FTFA FSTAT CCIF(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSTAT CCIF SHIFT))&FTFA FSTAT CCIF MASK)</pre>
/* FCNFG Bit Fields */
#define FTFA FCNFG ERSSUSP MASK
                                                0x10u
#define FTFA_FCNFG_ERSSUSP_SHIFT
#define FTFA FCNFG ERSSUSP WIDTH
#define FTFA FCNFG ERSSUSP(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG ERSSUSP SHIFT))&FTFA FCNFG ERSSUSP
#define FTFA FCNFG ERSAREQ MASK
                                                0x20u
#define FTFA FCNFG ERSAREQ SHIFT
                                                5
```

```
#define FTFA FCNFG ERSAREQ WIDTH
                                                  1
#define FTFA FCNFG ERSAREQ(x)
(((uint8_t)(((uint8_t)(x))<<FTFA_FCNFG_ERSAREQ_SHIFT))&FTFA_FCNFG_ERSAREQ
MASK)
#define FTFA FCNFG RDCOLLIE MASK
                                                   0 \times 4011
#define FTFA FCNFG RDCOLLIE SHIFT
                                                   6
#define FTFA FCNFG RDCOLLIE WIDTH
                                                   1
#define FTFA FCNFG RDCOLLIE(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG RDCOLLIE SHIFT))&FTFA FCNFG RDCOLL
IE MASK)
#define FTFA FCNFG CCIE MASK
                                                   0x80u
#define FTFA FCNFG CCIE SHIFT
                                                   7
#define FTFA FCNFG CCIE WIDTH
                                                   1
#define FTFA FCNFG CCIE(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCNFG CCIE SHIFT))&FTFA FCNFG CCIE MASK)
/* FSEC Bit Fields */
#define FTFA FSEC SEC MASK
                                                   0x3u
#define FTFA FSEC SEC SHIFT
                                                   0
#define FTFA FSEC SEC WIDTH
                                                   2
#define FTFA FSEC SEC(x)
(((uint8 t)(((uint8 t)(x))<<FTFA_FSEC_SEC_SHIFT))&FTFA_FSEC_SEC_MASK)
#define FTFA FSEC FSLACC MASK
                                                  0 \times C11
#define FTFA FSEC FSLACC SHIFT
                                                   2
                                                   2
#define FTFA FSEC FSLACC WIDTH
#define FTFA FSEC FSLACC(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC FSLACC SHIFT))&FTFA FSEC FSLACC MAS
K)
#define FTFA FSEC MEEN MASK
                                                   0x30u
#define FTFA FSEC MEEN SHIFT
                                                   4
#define FTFA FSEC MEEN WIDTH
#define FTFA FSEC MEEN(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC MEEN SHIFT))&FTFA FSEC MEEN MASK)
#define FTFA FSEC KEYEN MASK
                                                  0xC0u
#define FTFA FSEC KEYEN SHIFT
                                                   6
#define FTFA FSEC KEYEN WIDTH
                                                   2
#define FTFA FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FSEC KEYEN SHIFT))&FTFA FSEC KEYEN MASK)
/* FOPT Bit Fields */
#define FTFA FOPT OPT MASK
                                                   0xFFu
#define FTFA FOPT OPT SHIFT
                                                   0
#define FTFA FOPT OPT WIDTH
                                                   8
#define FTFA FOPT OPT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FOPT OPT SHIFT))&FTFA FOPT OPT MASK)
/* FCCOB3 Bit Fields */
#define FTFA_FCCOB3_CCOBn_MASK
                                                   0xFFu
#define FTFA_FCCOB3_CCOBn_SHIFT
                                                   \cap
#define FTFA FCCOB3 CCOBn WIDTH
#define FTFA FCCOB3 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB3 CCOBn SHIFT))&FTFA FCCOB3 CCOBn M
ASK)
/* FCCOB2 Bit Fields */
#define FTFA FCCOB2 CCOBn MASK
                                                   0xFFu
#define FTFA FCCOB2 CCOBn SHIFT
                                                   0
#define FTFA_FCCOB2_CCOBn_WIDTH
#define FTFA FCCOB2 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB2 CCOBn SHIFT))&FTFA FCCOB2 CCOBn M
ASK)
/* FCCOB1 Bit Fields */
#define FTFA FCCOB1 CCOBn MASK
                                                   0xFFu
#define FTFA FCCOB1 CCOBn SHIFT
                                                   0
```

```
#define FTFA FCCOB1 CCOBn WIDTH
                                                  8
#define FTFA FCCOB1 CCOBn(x)
(((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB1_CCOBn_SHIFT))&FTFA_FCCOB1_CCOBn_M
ASK)
/* FCCOB0 Bit Fields */
#define FTFA FCCOB0 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB0 CCOBn SHIFT
                                                  0
#define FTFA FCCOB0 CCOBn WIDTH
                                                  8
#define FTFA FCCOB0 CCOBn(x)
(((uint8_t)(((uint8_t)(x))<<FTFA FCCOBO CCOBn SHIFT))&FTFA FCCOBO CCOBn M
ASK)
/* FCCOB7 Bit Fields */
#define FTFA FCCOB7 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB7 CCOBn SHIFT
                                                  \cap
#define FTFA FCCOB7 CCOBn WIDTH
#define FTFA FCCOB7 CCOBn(x)
(((uint8_t)(((uint8_t)(x))<<FTFA_FCCOB7_CCOBn_SHIFT))&FTFA_FCCOB7_CCOBn_M
ASK)
/* FCCOB6 Bit Fields */
#define FTFA FCCOB6 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB6 CCOBn SHIFT
#define FTFA FCCOB6 CCOBn WIDTH
                                                  8
#define FTFA FCCOB6 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB6 CCOBn SHIFT))&FTFA FCCOB6 CCOBn M
ASK)
/* FCCOB5 Bit Fields */
#define FTFA FCCOB5 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB5 CCOBn SHIFT
#define FTFA_FCCOB5_CCOBn_WIDTH
                                                  8
#define FTFA FCCOB5 CCOBn(x)
(((uint8_t)(((uint8_t)(x))<<FTFA FCCOB5 CCOBn SHIFT))&FTFA FCCOB5 CCOBn M
ASK)
/* FCCOB4 Bit Fields */
#define FTFA FCCOB4 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB4 CCOBn SHIFT
                                                  \cap
#define FTFA FCCOB4 CCOBn WIDTH
#define FTFA FCCOB4 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB4 CCOBn SHIFT))&FTFA FCCOB4 CCOBn M
/* FCCOBB Bit Fields */
#define FTFA FCCOBB CCOBn MASK
                                                  0xFFu
#define FTFA FCCOBB CCOBn SHIFT
#define FTFA FCCOBB CCOBn WIDTH
#define FTFA FCCOBB CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBB CCOBn SHIFT))&FTFA FCCOBB CCOBn M
ASK)
/* FCCOBA Bit Fields */
#define FTFA FCCOBA CCOBn MASK
                                                  0xFFu
#define FTFA FCCOBA CCOBn SHIFT
                                                  0
#define FTFA FCCOBA CCOBn WIDTH
                                                  8
#define FTFA FCCOBA CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOBA CCOBn SHIFT))&FTFA FCCOBA CCOBn M
ASK)
/* FCCOB9 Bit Fields */
#define FTFA FCCOB9 CCOBn MASK
                                                  0xFFu
#define FTFA FCCOB9 CCOBn SHIFT
                                                  \cap
#define FTFA FCCOB9 CCOBn WIDTH
#define FTFA FCCOB9 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB9 CCOBn SHIFT))&FTFA FCCOB9 CCOBn M
ASK)
```

```
/* FCCOB8 Bit Fields */
#define FTFA FCCOB8 CCOBn MASK
                                                0xFFu
#define FTFA_FCCOB8_CCOBn_SHIFT
#define FTFA_FCCOB8_CCOBn_WIDTH
#define FTFA FCCOB8 CCOBn(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FCCOB8 CCOBn SHIFT))&FTFA FCCOB8 CCOBn M
ASK)
/* FPROT3 Bit Fields */
#define FTFA FPROT3 PROT MASK
                                                0xFFu
#define FTFA FPROT3 PROT SHIFT
                                                \cap
#define FTFA FPROT3 PROT WIDTH
                                                8
#define FTFA FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT3 PROT SHIFT))&FTFA FPROT3 PROT MAS
K)
/* FPROT2 Bit Fields */
#define FTFA FPROT2 PROT MASK
                                                0xFFu
#define FTFA FPROT2 PROT SHIFT
                                                0
#define FTFA_FPROT2 PROT WIDTH
#define FTFA FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT2 PROT SHIFT))&FTFA FPROT2 PROT MAS
K)
/* FPROT1 Bit Fields */
#define FTFA FPROT1 PROT MASK
                                                0xFFu
#define FTFA FPROT1 PROT SHIFT
                                                Ω
#define FTFA FPROT1 PROT WIDTH
#define FTFA FPROT1 PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROT1 PROT SHIFT))&FTFA FPROT1 PROT MAS
/* FPROTO Bit Fields */
#define FTFA FPROTO PROT MASK
                                                0xFFu
#define FTFA FPROTO PROT SHIFT
                                                \cap
#define FTFA FPROTO PROT WIDTH
#define FTFA FPROTO PROT(x)
(((uint8 t)(((uint8 t)(x))<<FTFA FPROTO PROT SHIFT))&FTFA FPROTO PROT MAS
K)
/*!
 * @ }
*/ /* end of group FTFA Register Masks */
/* FTFA - Peripheral instance base addresses */
/** Peripheral FTFA base address */
#define FTFA BASE
                                                (0x40020000u)
/** Peripheral FTFA base pointer */
                                                ((FTFA_Type *)FTFA BASE)
#define FTFA
#define FTFA BASE PTR
                                                (FTFA)
/** Array initializer of FTFA peripheral base addresses */
#define FTFA BASE ADDRS
/** Array initializer of FTFA peripheral base pointers */
#define FTFA BASE PTRS
                                                { FTFA }
/* -----
   -- FTFA - Register accessor macros
---- */
/*!
```

```
* @addtogroup FTFA Register Accessor Macros FTFA - Register accessor
macros
 * @ {
 */
/* FTFA - Register instance definitions */
/* FTFA */
                                                FTFA FSTAT REG(FTFA)
#define FTFA FSTAT
#define FTFA FCNFG
                                                FTFA FCNFG REG(FTFA)
#define FTFA FSEC
                                                FTFA FSEC REG(FTFA)
                                                FTFA FOPT REG(FTFA)
#define FTFA FOPT
#define FTFA FCCOB3
                                                FTFA FCCOB3 REG(FTFA)
#define FTFA FCCOB2
                                                FTFA FCCOB2 REG(FTFA)
                                                FTFA FCCOB1 REG(FTFA)
#define FTFA FCCOB1
#define FTFA FCCOB0
                                               FTFA FCCOB0 REG(FTFA)
#define FTFA FCCOB7
                                               FTFA FCCOB7 REG(FTFA)
#define FTFA FCCOB6
                                               FTFA FCCOB6 REG(FTFA)
#define FTFA FCCOB5
                                               FTFA FCCOB5 REG(FTFA)
#define FTFA FCCOB4
                                                FTFA FCCOB4 REG(FTFA)
#define FTFA FCCOBB
                                                FTFA FCCOBB REG(FTFA)
#define FTFA FCCOBA
                                                FTFA FCCOBA REG(FTFA)
#define FTFA FCCOB9
                                                FTFA FCCOB9 REG(FTFA)
#define FTFA FCCOB8
                                                FTFA FCCOB8 REG(FTFA)
                                               FTFA FPROT3 REG(FTFA)
#define FTFA FPROT3
#define FTFA FPROT2
                                               FTFA FPROT2 REG(FTFA)
#define FTFA FPROT1
                                               FTFA FPROT1 REG(FTFA)
#define FTFA FPROT0
                                                FTFA FPROTO REG(FTFA)
/*!
* @}
 */ /* end of group FTFA Register Accessor Macros */
/*!
 */ /* end of group FTFA Peripheral Access Layer */
/* -----
  -- GPIO Peripheral Access Layer
_____ */
/*!
 * @addtogroup GPIO Peripheral Access Layer GPIO Peripheral Access Layer
 * @ {
 */
/** GPIO - Register Layout Typedef */
typedef struct {
 IO uint32 t PDOR;
                                                  /**< Port Data Output
Register, offset: 0x0 */
  O uint32 t PSOR;
                                                  /**< Port Set Output
Register, offset: 0x4 */
                                                  /**< Port Clear Output
 O uint32 t PCOR;
Register, offset: 0x8 */
                                                  /**< Port Toggle
 O uint32 t PTOR;
Output Register, offset: 0xC */
```

```
__I uint32_t PDIR;
                                             /**< Port Data Input
Register, offset: 0x10 */
__IO uint32 t PDDR;
                                              /**< Port Data
Direction Register, offset: 0x14 */
} GPIO Type, *GPIO MemMapPtr;
/* -----
  -- GPIO - Register accessor macros
_____ */
/ * !
* @addtogroup GPIO Register Accessor Macros GPIO - Register accessor
macros
* @ {
*/
/* GPIO - Register accessors */
                                            ((base)->PDOR)
#define GPIO_PDOR_REG(base)
#define GPIO PSOR REG(base)
                                            ((base)->PSOR)
#define GPIO PCOR REG(base)
                                            ((base)->PCOR)
#define GPIO PTOR REG(base)
                                            ((base)->PTOR)
#define GPIO PDIR REG(base)
                                            ((base) ->PDIR)
#define GPIO PDDR REG(base)
                                            ((base) ->PDDR)
/*!
* @ }
*/ /* end of group GPIO Register Accessor Macros */
/* -----
  -- GPIO Register Masks
  ______
---- */
/*!
* @addtogroup GPIO Register Masks GPIO Register Masks
* @ {
*/
/* PDOR Bit Fields */
#define GPIO_PDOR_PDO_MASK
                                            0xFFFFFFFFu
#define GPIO_PDOR_PDO_SHIFT
#define GPIO_PDOR_PDO_WIDTH
                                            32
#define GPIO PDOR PDO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PDOR PDO SHIFT))&GPIO PDOR PDO MASK)
/* PSOR Bit Fields */
#define GPIO PSOR PTSO MASK
                                            0xFFFFFFFFu
#define GPIO PSOR PTSO SHIFT
#define GPIO_PSOR_PTSO_WIDTH
                                            32
#define GPIO_PSOR_PTSO(x)
(((uint32 t) (((uint32 t)(x)) << GPIO PSOR PTSO SHIFT)) &GPIO PSOR PTSO MASK)
/* PCOR Bit Fields */
#define GPIO PCOR PTCO MASK
                                            0xFFFFFFFFu
#define GPIO PCOR PTCO SHIFT
#define GPIO PCOR PTCO WIDTH
                                            32
```

```
#define GPIO_PCOR_PTCO(x)
(((uint32 t)(((uint32 t)(x)) << GPIO PCOR PTCO SHIFT)) & GPIO PCOR PTCO MASK)
/* PTOR Bit Fields */
#define GPIO_PTOR_PTTO_MASK
                                                   0xFFFFFFFu
#define GPIO PTOR PTTO SHIFT
#define GPIO PTOR PTTO WIDTH
                                                   32
#define GPIO PTOR PTTO(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PTOR PTTO SHIFT))&GPIO PTOR PTTO MASK)
/* PDIR Bit Fields */
#define GPIO_PDIR_PDI_MASK
#define GPIO_PDIR_PDI_SHIFT
                                                   0xFFFFFFFu
                                                   \cap
#define GPIO_PDIR_PDI_WIDTH
                                                   32
#define GPIO PDIR PDI(x)
(((uint32 t)(((uint32 t)(x))<<GPIO PDIR PDI SHIFT))&GPIO PDIR PDI MASK)
/* PDDR Bit Fields */
#define GPIO PDDR PDD MASK
                                                   0xFFFFFFFu
#define GPIO PDDR PDD SHIFT
                                                   0
#define GPIO PDDR PDD WIDTH
                                                   32
#define GPIO PDDR PDD(x)
(((uint32 t)(((uint32 t)(x)) << GPIO PDDR PDD SHIFT))&GPIO PDDR PDD MASK)
/*!
* @ }
 */ /* end of group GPIO Register Masks */
/* GPIO - Peripheral instance base addresses */
/** Peripheral GPIOA base address */
#define GPIOA BASE
                                                   (0x400FF000u)
/** Peripheral GPIOA base pointer */
                                                   ((GPIO Type
#define GPIOA
*)GPIOA BASE)
#define GPIOA BASE PTR
                                                   (GPIOA)
/** Peripheral GPIOB base address */
#define GPIOB BASE
                                                   (0x400FF040u)
/** Peripheral GPIOB base pointer */
#define GPIOB
                                                   ((GPIO Type
*)GPIOB_BASE)
#define GPIOB BASE PTR
                                                   (GPIOB)
/** Peripheral GPIOC base address */
#define GPIOC BASE
                                                   (0x400FF080u)
/** Peripheral GPIOC base pointer */
#define GPIOC
                                                   ((GPIO Type
*)GPIOC BASE)
#define GPIOC BASE PTR
                                                   (GPIOC)
/** Peripheral GPIOD base address */
#define GPIOD BASE
                                                   (0x400FF0C0u)
/** Peripheral GPIOD base pointer */
#define GPIOD
                                                   ((GPIO Type
*)GPIOD BASE)
#define GPIOD BASE PTR
                                                   (GPIOD)
/** Peripheral GPIOE base address */
#define GPIOE BASE
                                                   (0x400FF100u)
/** Peripheral GPIOE base pointer */
#define GPIOE
                                                   ((GPIO Type
*)GPIOE BASE)
#define GPIOE BASE PTR
                                                   (GPIOE)
/** Array initializer of GPIO peripheral base addresses */
                                                   { GPIOA BASE,
#define GPIO BASE ADDRS
GPIOB BASE, GPIOC BASE, GPIOD BASE, GPIOE BASE }
```

```
/** Array initializer of GPIO peripheral base pointers */
#define GPIO BASE PTRS
                                              { GPIOA, GPIOB, GPIOC,
GPIOD, GPIOE }
/* -----
  -- GPIO - Register accessor macros
  ______
---- */
/*!
 * @addtogroup GPIO Register Accessor Macros GPIO - Register accessor
macros
* @ {
 */
/* GPIO - Register instance definitions */
/* GPIOA */
#define GPIOA PDOR
                                               GPIO PDOR REG(GPIOA)
#define GPIOA PSOR
                                               GPIO PSOR REG(GPIOA)
#define GPIOA PCOR
                                               GPIO PCOR REG(GPIOA)
#define GPIOA PTOR
                                               GPIO PTOR REG(GPIOA)
#define GPIOA PDIR
                                               GPIO PDIR REG(GPIOA)
#define GPIOA PDDR
                                               GPIO PDDR REG(GPIOA)
/* GPIOB */
#define GPIOB PDOR
                                               GPIO PDOR REG(GPIOB)
#define GPIOB PSOR
                                               GPIO PSOR REG(GPIOB)
#define GPIOB PCOR
                                               GPIO PCOR REG(GPIOB)
#define GPIOB PTOR
                                               GPIO PTOR REG(GPIOB)
#define GPIOB PDIR
                                               GPIO PDIR REG(GPIOB)
#define GPIOB PDDR
                                               GPIO PDDR REG(GPIOB)
/* GPIOC */
#define GPIOC PDOR
                                               GPIO PDOR REG(GPIOC)
#define GPIOC PSOR
                                               GPIO PSOR REG(GPIOC)
#define GPIOC PCOR
                                               GPIO PCOR REG(GPIOC)
#define GPIOC_PTOR
                                               GPIO PTOR REG(GPIOC)
#define GPIOC_PDIR
                                               GPIO_PDIR_REG(GPIOC)
#define GPIOC PDDR
                                               GPIO PDDR REG(GPIOC)
/* GPIOD */
#define GPIOD PDOR
                                               GPIO PDOR REG(GPIOD)
#define GPIOD PSOR
                                               GPIO PSOR REG(GPIOD)
#define GPIOD PCOR
                                               GPIO PCOR REG(GPIOD)
#define GPIOD PTOR
                                               GPIO PTOR REG(GPIOD)
#define GPIOD PDIR
                                               GPIO_PDIR REG(GPIOD)
#define GPIOD PDDR
                                               GPIO PDDR REG(GPIOD)
/* GPIOE */
#define GPIOE PDOR
                                               GPIO PDOR REG(GPIOE)
#define GPIOE PSOR
                                               GPIO PSOR REG(GPIOE)
#define GPIOE PCOR
                                               GPIO PCOR REG(GPIOE)
#define GPIOE PTOR
                                               GPIO PTOR REG(GPIOE)
#define GPIOE PDIR
                                               GPIO PDIR REG(GPIOE)
#define GPIOE PDDR
                                               GPIO PDDR REG(GPIOE)
/*!
 * (a)
 */ /* end of group GPIO Register Accessor Macros */
```

```
* @ }
 */ /* end of group GPIO Peripheral Access Layer */
/* -----
  -- I2C Peripheral Access Layer
  _____
---- */
/ * !
* @addtogroup I2C Peripheral Access Layer I2C Peripheral Access Layer
 * @ {
* /
/** I2C - Register Layout Typedef */
typedef struct {
                                             /**< I2C Address
 IO uint8 t A1;
Register 1, offset: 0x0 */
  IO uint8 t F;
                                             /**< I2C Frequency
Divider register, offset: 0x1 */
  IO uint8 t C1;
                                             /**< I2C Control
Register 1, offset: 0x2 */
 IO uint8 t S;
                                             /**< I2C Status
register, offset: 0x3 */
 IO uint8 t D;
                                             /**< I2C Data I/O
register, offset: 0x4 */
 IO uint8 t C2;
                                             /**< I2C Control
Register 2, offset: 0x5 */
  IO uint8 t FLT;
                                             /**< I2C Programmable
Input Glitch Filter register, offset: 0x6 */
 IO uint8 t RA;
                                             /**< I2C Range Address
register, offset: 0x7 */
                                             /**< I2C SMBus Control
  IO uint8 t SMB;
and Status register, offset: 0x8 */
                                             /**< I2C Address
 IO uint8 t A2;
Register 2, offset: 0x9 */
 __IO uint8_t SLTH;
                                             /**< I2C SCL Low
Timeout Register High, offset: 0xA */
                                             /**< I2C SCL Low
 IO uint8 t SLTL;
Timeout Register Low, offset: 0xB */
} I2C Type, *I2C MemMapPtr;
/* -----
  -- I2C - Register accessor macros
---- */
/*!
* @addtogroup I2C Register Accessor Macros I2C - Register accessor
macros
* @ {
*/
/* I2C - Register accessors */
#define I2C A1 REG(base)
                                           ((base) ->A1)
#define I2C F REG(base)
                                           ((base)->F)
#define I2C C1 REG(base)
                                           ((base) ->C1)
```

```
#define I2C S REG(base)
                                                  ((base) ->S)
#define I2C D REG(base)
                                                  ((base) ->D)
#define I2C_C2_REG(base)
                                                  ((base) -> C2)
#define I2C_FLT_REG(base)
                                                  ((base) ->FLT)
#define I2C RA REG(base)
                                                 ((base)->RA)
#define I2C SMB REG(base)
                                                  ((base)->SMB)
#define I2C A2 REG(base)
                                                  ((base) \rightarrow A2)
#define I2C SLTH REG(base)
                                                  ((base) ->SLTH)
#define I2C SLTL REG(base)
                                                  ((base) ->SLTL)
/ * !
* @ }
*/ /* end of group I2C Register Accessor Macros */
/* -----
  -- I2C Register Masks
---- */
/*!
* @addtogroup I2C Register Masks I2C Register Masks
* /
/* A1 Bit Fields */
#define I2C A1 AD MASK
                                                  0xFEu
#define I2C_A1_AD_SHIFT
#define I2C_A1_AD_WIDTH
#define I2C A1_AD(x)
(((uint8 t)(((uint8 t)(x))<<I2C A1 AD SHIFT))&I2C A1 AD MASK)
/* F Bit Fields */
#define I2C F ICR MASK
                                                  0x3Fu
#define I2C_F_ICR_SHIFT
                                                  \cap
#define I2C_F_ICR_WIDTH
#define I2C F ICR(x)
(((uint8_t)(((uint8_t)(x)) << I2C_F_ICR_SHIFT)) & I2C_F_ICR_MASK)
#define I2C F MULT MASK
                                                 0xC0u
#define I2C F MULT SHIFT
                                                  6
                                                  2
#define I2C F MULT WIDTH
#define I2C F MULT(x)
(((uint8 t)(((uint8 t)(x))<<I2C F MULT SHIFT))&I2C F MULT MASK)
/* C1 Bit Fields */
#define I2C_C1_DMAEN_MASK
                                                  0x1u
#define I2C_C1_DMAEN_SHIFT
                                                  0
#define I2C_C1_DMAEN_WIDTH
#define I2C C1 DMAEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 DMAEN SHIFT))&I2C C1 DMAEN MASK)
#define I2C C1 WUEN MASK
                                                 0x2u
#define I2C C1 WUEN SHIFT
                                                  1
#define I2C C1 WUEN WIDTH
                                                  1
#define I2C C1 WUEN(x)
(((uint8_t)(((uint8_t)(x)) << I2C_C1_WUEN_SHIFT)) & I2C_C1_WUEN_MASK)
#define I2C_C1_RSTA_MASK
                                                 0x411
#define I2C C1 RSTA SHIFT
                                                  2
#define I2C C1 RSTA WIDTH
                                                  1
#define I2C C1 RSTA(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 RSTA SHIFT))&I2C C1 RSTA MASK)
#define I2C C1 TXAK MASK
                                                 0 \times 811
```

```
#define I2C C1 TXAK SHIFT
                                                    3
#define I2C_C1_TXAK_WIDTH
#define I2C_C1_TXAK(x)
                                                    1
(((uint8_t)(((uint8_t)(x))<<I2C_C1_TXAK_SHIFT))&I2C_C1_TXAK_MASK)
#define I2C C1 TX MASK
                                                    0 \times 1011
#define I2C C1 TX SHIFT
                                                    4
                                                    1
#define I2C C1 TX WIDTH
#define I2C C1 TX(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 TX SHIFT))&I2C C1 TX MASK)
#define I2C C1 MST MASK
                                                    0x20u
#define I2C_C1_MST_SHIFT
                                                    5
                                                    1
#define I2C_C1_MST_WIDTH
#define I2C C1 MST(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 MST SHIFT))&I2C C1 MST MASK)
#define I2C C1 IICIE MASK
                                                    0x40u
#define I2C C1 IICIE SHIFT
                                                    6
#define I2C C1 IICIE WIDTH
                                                    1
#define I2C C1 IICIE(x)
(((uint8 t)(((uint8 t)(x)) << I2C C1 IICIE SHIFT)) & I2C C1 IICIE MASK)
#define I2C C1 IICEN MASK
                                                    0x80u
#define I2C_C1_IICEN_SHIFT
                                                    7
                                                    1
#define I2C C1 IICEN WIDTH
#define I2C C1 IICEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C C1 IICEN SHIFT))&I2C C1 IICEN MASK)
/* S Bit Fields */
#define I2C S RXAK MASK
                                                    0 \times 1 11
#define I2C S RXAK SHIFT
                                                    0
#define I2C S RXAK WIDTH
                                                    1
#define I2C_S_RXAK(x)
(((uint8 t)(((uint8 t)(x))<<I2C S RXAK SHIFT))&I2C S RXAK MASK)
#define I2C S IICIF_MASK
                                                    0x2u
#define I2C S IICIF SHIFT
                                                    1
#define I2C S IICIF WIDTH
                                                    1
#define I2C S IICIF(x)
(((uint8 t)(((uint8 t)(x))<<I2C S IICIF SHIFT))&I2C S IICIF MASK)
#define I2C S SRW MASK
                                                    0x4u
#define I2C_S_SRW_SHIFT
                                                    2
#define I2C_S_SRW_WIDTH
                                                    1
#define I2C S SRW(x)
(((uint8 t)(((uint8 t)(x)) << I2C S SRW SHIFT)) & I2C S SRW MASK)
#define I2C S RAM MASK
                                                    0x8u
#define I2C S RAM SHIFT
                                                    3
#define I2C S RAM WIDTH
                                                    1
#define I2C S RAM(x)
(((uint8_t)(((uint8_t)(x))<<I2C_S_RAM_SHIFT))&I2C_S_RAM_MASK)
#define I2C_S_ARBL_MASK
                                                    0x10u
#define I2C_S_ARBL_SHIFT
                                                    4
                                                    1
#define I2C S ARBL WIDTH
#define I2C S ARBL(x)
(((uint8 t)(((uint8 t)(x))<<I2C S ARBL SHIFT))&I2C S ARBL MASK)
#define I2C S BUSY MASK
                                                    0x20u
#define I2C S BUSY SHIFT
                                                    5
#define I2C_S_BUSY_WIDTH
                                                    1
#define I2C_S_BUSY(x)
(((uint8 t)(((uint8 t)(x)) << I2C S BUSY SHIFT)) & I2C S BUSY MASK)
#define I2C S IAAS MASK
                                                    0x40u
#define I2C S IAAS SHIFT
                                                    6
#define I2C S IAAS WIDTH
                                                    1
#define I2C S IAAS(x)
(((uint8 t)(((uint8 t)(x))<<12C S IAAS SHIFT))&12C S IAAS MASK)
```

```
#define I2C S TCF MASK
                                                   0x80u
#define I2C_S_TCF_SHIFT
                                                   7
#define I2C_S_TCF_WIDTH
                                                    1
#define I2C_S_TCF(x)
(((uint8 t)(((uint8 t)(x)) << I2C S TCF SHIFT)) & I2C S TCF MASK)
/* D Bit Fields */
#define I2C D DATA MASK
                                                   0xFFu
#define I2C D DATA SHIFT
                                                    0
#define I2C D DATA WIDTH
                                                    8
#define I2C D DATA(x)
(((uint8 t)(((uint8 t)(x))<<I2C D DATA SHIFT))&I2C D DATA MASK)
/* C2 Bit Fields */
#define I2C C2 AD MASK
                                                   0x7u
                                                   0
#define I2C C2 AD SHIFT
#define I2C C2 AD WIDTH
                                                    3
#define I2C C2 AD(x)
(((uint8_t)(((uint8_t)(x)) << I2C_C2_AD_SHIFT)) & I2C_C2_AD_MASK)
#define I2C C2 RMEN MASK
                                                   0x8u
#define I2C C2 RMEN SHIFT
                                                   3
#define I2C C2 RMEN WIDTH
                                                    1
#define I2C C2 RMEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 RMEN SHIFT))&I2C C2 RMEN MASK)
#define I2C C2 SBRC MASK
                                                   0x10u
#define I2C C2 SBRC SHIFT
                                                    4
#define I2C C2 SBRC WIDTH
                                                   1
#define I2C C2 SBRC(x)
(((uint8 t)(((uint8 t)(x)) << I2C C2 SBRC SHIFT)) & I2C C2 SBRC MASK)
#define I2C C2 HDRS MASK
                                                   0x20u
#define I2C C2 HDRS SHIFT
                                                    5
#define I2C_C2_HDRS_WIDTH
                                                    1
#define I2C_C2_HDRS(x)
(((uint8 t)(((uint8 t)(x)) << I2C C2 HDRS SHIFT)) & I2C C2 HDRS MASK)
#define I2C C2 ADEXT MASK
                                                   0x40u
#define I2C C2 ADEXT SHIFT
                                                    6
#define I2C C2 ADEXT WIDTH
                                                   1
#define I2C C2 ADEXT(x)
(((uint8 t)(((uint8 t)(x))<<I2C C2 ADEXT SHIFT))&I2C C2 ADEXT MASK)
#define I2C_C2_GCAEN_MASK
                                                   0x80u
                                                   7
#define I2C_C2_GCAEN_SHIFT
                                                   1
#define I2C C2 GCAEN WIDTH
#define I2C C2 GCAEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C C2 GCAEN SHIFT)) & I2C C2 GCAEN MASK)
/* FLT Bit Fields */
#define I2C_FLT_FLT_MASK
#define I2C_FLT_FLT_SHIFT
                                                   0x1Fu
                                                   0
                                                    5
#define I2C_FLT_FLT_WIDTH
#define I2C_FLT_FLT(x)
(((uint8 t)(((uint8 t)(x))<<I2C FLT FLT SHIFT))&I2C FLT FLT MASK)
#define I2C FLT STOPIE MASK
                                                   0x20u
#define I2C FLT STOPIE SHIFT
                                                   5
#define I2C FLT STOPIE WIDTH
#define I2C FLT STOPIE(x)
(((uint8 t)(((uint8 t)(x)) << I2C FLT STOPIE SHIFT)) & I2C FLT STOPIE MASK)
#define I2C_FLT_STOPF_MASK
                                                   0x40u
#define I2C_FLT_STOPF_SHIFT
                                                    6
#define I2C FLT STOPF WIDTH
                                                   1
#define I2C FLT STOPF(x)
(((uint8 t)(((uint8 t)(x))<<I2C FLT STOPF SHIFT))&I2C FLT STOPF MASK)
#define I2C FLT SHEN MASK
                                                   0x80u
#define I2C FLT SHEN SHIFT
                                                    7
```

```
#define I2C FLT SHEN WIDTH
                                                   1
#define I2C FLT SHEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C FLT SHEN SHIFT))&I2C FLT SHEN MASK)
/* RA Bit Fields */
#define I2C RA RAD MASK
                                                   0 \times FE11
#define I2C RA RAD SHIFT
                                                   1
                                                   7
#define I2C RA RAD WIDTH
#define I2C RA RAD(x)
(((uint8 t) (((uint8 t) (x)) << I2C RA RAD SHIFT)) & I2C RA RAD MASK)
/* SMB Bit Fields *\overline{/}
#define I2C_SMB_SHTF2IE_MASK
                                                   0x1u
#define I2C_SMB_SHTF2IE_SHIFT
                                                   0
#define I2C_SMB_SHTF2IE_WIDTH
                                                   1
#define I2C SMB SHTF2IE(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SHTF2IE SHIFT))&I2C SMB SHTF2IE MASK)
#define I2C SMB SHTF2 MASK
                                                   0x2u
#define I2C SMB SHTF2 SHIFT
                                                   1
#define I2C SMB SHTF2 WIDTH
                                                   1
#define I2C SMB SHTF2(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SHTF2 SHIFT))&I2C SMB SHTF2 MASK)
#define I2C SMB SHTF1 MASK
                                                   0x4u
#define I2C SMB SHTF1 SHIFT
                                                   2
#define I2C SMB SHTF1 WIDTH
                                                   1
#define I2C SMB SHTF1(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB SHTF1 SHIFT))&I2C SMB SHTF1 MASK)
#define I2C SMB SLTF MASK
                                                   0x8u
#define I2C SMB SLTF SHIFT
                                                   3
#define I2C SMB_SLTF_WIDTH
                                                   1
#define I2C SMB SLTF(x)
(((uint8 t) (((uint8 t) (x)) << I2C SMB SLTF SHIFT)) & I2C SMB SLTF MASK)
#define I2C SMB TCKSEL MASK
                                                   0x10u
#define I2C SMB TCKSEL SHIFT
                                                   4
#define I2C SMB TCKSEL WIDTH
                                                   1
#define I2C SMB TCKSEL(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB TCKSEL SHIFT))&I2C SMB TCKSEL MASK)
#define I2C SMB SIICAEN MASK
                                                   0x20u
#define I2C_SMB_SIICAEN_SHIFT
#define I2C_SMB_SIICAEN_WIDTH
#define I2C SMB SIICAEN(x)
(((uint8 t)(((uint8 t)(x)) << I2C SMB SIICAEN SHIFT)) & I2C SMB SIICAEN MASK)
#define I2C SMB ALERTEN MASK
                                                   0x40u
#define I2C SMB ALERTEN SHIFT
                                                   6
#define I2C SMB ALERTEN WIDTH
                                                   1
#define I2C SMB ALERTEN(x)
(((uint8 t)(((uint8 t)(x))<<I2C SMB ALERTEN SHIFT))&I2C SMB ALERTEN MASK)
#define I2C_SMB_FACK_MASK
                                                   0x80u
#define I2C_SMB_FACK_SHIFT
                                                   7
                                                   1
#define I2C SMB FACK WIDTH
#define I2C SMB FACK(x)
(((uint8 t)(((uint8 t)(x)) \le I2C SMB FACK SHIFT)) \& I2C SMB FACK MASK)
/* A2 Bit Fields */
#define I2C A2 SAD MASK
                                                   0xFEu
#define I2C_A2_SAD_SHIFT
                                                   1
                                                   7
#define I2C_A2_SAD_WIDTH
#define I2C A2 SAD(x)
(((uint8 t)(((uint8 t)(x))<<I2C A2 SAD SHIFT))&I2C A2 SAD MASK)
/* SLTH Bit Fields */
#define I2C SLTH SSLT MASK
                                                   0xFFu
#define I2C SLTH SSLT SHIFT
                                                   0
#define I2C SLTH SSLT WIDTH
                                                   8
```

```
#define I2C SLTH SSLT(x)
(((uint8 t)(((uint8 t)(x)) << I2C SLTH SSLT SHIFT)) & I2C SLTH SSLT MASK)
/* SLTL Bit Fields */
#define I2C_SLTL_SSLT_MASK
                                                0×FF11
#define I2C SLTL SSLT SHIFT
                                                \cap
#define I2C SLTL SSLT WIDTH
                                                8
#define I2C SLTL SSLT(x)
(((uint8 t)(((uint8 t)(x)) << I2C SLTL SSLT SHIFT)) & I2C SLTL SSLT MASK)
/*!
* @}
 */ /* end of group I2C Register Masks */
/* I2C - Peripheral instance base addresses */
/** Peripheral I2C0 base address */
#define I2C0 BASE
                                                (0x40066000u)
/** Peripheral I2C0 base pointer */
                                                 ((I2C Type *)I2C0 BASE)
#define I2C0
#define I2C0 BASE PTR
                                                 (I2CO)
/** Peripheral I2C1 base address */
#define I2C1 BASE
                                                (0x40067000u)
/** Peripheral I2C1 base pointer */
#define I2C1
                                                 ((I2C Type *)I2C1 BASE)
#define I2C1 BASE PTR
                                                (I2C1)
/** Array initializer of I2C peripheral base addresses */
#define I2C BASE ADDRS
                                                { I2C0 BASE, I2C1 BASE }
/** Array initializer of I2C peripheral base pointers */
#define I2C BASE PTRS
                                                { I2C0, I2C1 }
/* -----
  -- I2C - Register accessor macros
---- */
/*!
* @addtogroup I2C Register Accessor Macros I2C - Register accessor
macros
* @ {
*/
/* I2C - Register instance definitions */
/* I2C0 */
#define I2C0 A1
                                                12C A1 REG(I2C0)
#define I2C0 F
                                                12C F REG(12C0)
                                                I2C C1 REG(I2C0)
#define I2C0 C1
#define I2C0 S
                                                I2C S REG(I2C0)
#define I2C0 D
                                                I2C D REG(I2C0)
#define I2C0 C2
                                                I2C C2 REG(I2C0)
#define I2C0 FLT
                                                12C FLT REG(12C0)
                                                I2C RA REG(I2CO)
#define I2C0 RA
                                                I2C_SMB REG(I2C0)
#define I2C0_SMB
#define I2C0 A2
                                                I2C A2 REG(I2C0)
#define I2C0 SLTH
                                                I2C SLTH REG(I2C0)
#define I2C0 SLTL
                                                I2C SLTL REG(I2C0)
/* I2C1 */
#define I2C1 A1
                                                I2C A1 REG(I2C1)
#define I2C1 F
                                                I2C F REG(I2C1)
```

```
#define I2C1 C1
                                             12C C1 REG(I2C1)
#define I2C1 S
                                             I2C S REG(I2C1)
                                             I2C_D REG(I2C1)
#define I2C1 D
#define I2C1 C2
                                             I2C_C2_REG(I2C1)
#define I2C1 FLT
                                             I2C FLT REG(I2C1)
#define I2C1 RA
                                             I2C RA REG(I2C1)
                                             I2C SMB REG(I2C1)
#define I2C1 SMB
#define I2C1 A2
                                             I2C A2 REG(I2C1)
#define I2C1 SLTH
                                             I2C SLTH REG(I2C1)
#define I2C1 SLTL
                                             i2C SLTL REG(I2C1)
/*!
* @ }
*/ /* end of group I2C Register Accessor Macros */
/*!
* @ }
*/ /* end of group I2C Peripheral Access Layer */
/* -----
  -- LLWU Peripheral Access Layer
---- */
/*!
* @addtogroup LLWU Peripheral Access Layer LLWU Peripheral Access Layer
* @ {
*/
/** LLWU - Register Layout Typedef */
typedef struct {
 IO uint8 t PE1;
                                               /**< LLWU Pin Enable 1
register, offset: 0x0 */
  __IO uint8_t PE2;
                                               /**< LLWU Pin Enable 2
register, offset: 0x1 */
 IO uint8 t PE3;
                                               /**< LLWU Pin Enable 3
register, offset: 0x2 */
 IO uint8 t PE4;
                                               /**< LLWU Pin Enable 4
register, offset: 0x3 */
 IO uint8 t ME;
                                               /**< LLWU Module
Enable register, offset: 0x4 */
                                               /**< LLWU Flag 1
 IO uint8 t F1;
register, offset: 0x5 */
 IO uint8 t F2;
                                               /**< LLWU Flag 2
register, offset: 0x6 */
 I uint8 t F3;
                                               /**< LLWU Flag 3
register, offset: 0x7 */
 IO uint8 t FILT1;
                                               /**< LLWU Pin Filter 1
register, offset: 0x8 */
__IO uint8 t FILT2;
                                               /**< LLWU Pin Filter 2
register, offset: 0x9 */
} LLWU Type, *LLWU MemMapPtr;
/* -----
  -- LLWU - Register accessor macros
```

```
* @addtogroup LLWU Register Accessor Macros LLWU - Register accessor
macros
* @ {
 */
/* LLWU - Register accessors */
#define LLWU_PE1_REG(base)
                                                ((base) ->PE1)
#define LLWU PE2 REG(base)
                                                ((base)->PE2)
#define LLWU PE3 REG(base)
                                                ((base)->PE3)
#define LLWU PE4 REG(base)
                                                ((base)->PE4)
#define LLWU ME REG(base)
                                                ((base) ->ME)
#define LLWU F1 REG(base)
                                                 ((base) ->F1)
#define LLWU F2 REG(base)
                                                 ((base)->F2)
#define LLWU F3 REG(base)
                                                ((base)->F3)
#define LLWU FILT1 REG(base)
                                                ((base)->FILT1)
#define LLWU FILT2 REG(base)
                                                ((base)->FILT2)
/*!
* @ }
 */ /* end of group LLWU Register Accessor Macros */
/* -----
----
   -- LLWU Register Masks
---- */
 * @addtogroup LLWU Register Masks LLWU Register Masks
 * @ {
 * /
/* PE1 Bit Fields */
#define LLWU PE1 WUPE0 MASK
                                                0x3u
#define LLWU PE1 WUPE0 SHIFT
#define LLWU PE1 WUPE0 WIDTH
#define LLWU PE1 WUPE0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE0 SHIFT))&LLWU PE1 WUPE0 MASK)
#define LLWU_PE1_WUPE1_MASK
                                                0xCu
#define LLWU_PE1_WUPE1_SHIFT
#define LLWU PE1 WUPE1 WIDTH
#define LLWU PE1 WUPE1(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE1 WUPE1 SHIFT)) &LLWU PE1 WUPE1 MASK)
#define LLWU PE1 WUPE2 MASK
                                                0x30u
#define LLWU PE1 WUPE2 SHIFT
                                                4
#define LLWU PE1 WUPE2 WIDTH
#define LLWU PE1 WUPE2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE2 SHIFT))&LLWU PE1 WUPE2 MASK)
#define LLWU PE1 WUPE3 MASK
                                                0xC0u
#define LLWU PE1 WUPE3 SHIFT
                                                6
                                                2
#define LLWU PE1 WUPE3 WIDTH
#define LLWU PE1 WUPE3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE1 WUPE3 SHIFT))&LLWU PE1 WUPE3 MASK)
/* PE2 Bit Fields *\overline{/}
```

```
#define LLWU PE2 WUPE4 MASK
                                                 0x3u
#define LLWU PE2 WUPE4 SHIFT
                                                  \cap
#define LLWU_PE2_WUPE4_WIDTH
                                                  2
#define LLWU_PE2_WUPE4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE4 SHIFT))&LLWU PE2 WUPE4 MASK)
#define LLWU PE2 WUPE5 MASK
                                                  0xCu
#define LLWU PE2 WUPE5 SHIFT
#define LLWU PE2 WUPE5 WIDTH
#define LLWU PE2 WUPE5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE5 SHIFT))&LLWU PE2 WUPE5 MASK)
#define LLWU PE2 WUPE6 MASK
                                                  0x30u
#define LLWU_PE2_WUPE6_SHIFT
                                                  4
#define LLWU PE2 WUPE6 WIDTH
#define LLWU PE2 WUPE6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE6 SHIFT))&LLWU PE2 WUPE6 MASK)
#define LLWU PE2 WUPE7 MASK
                                                  0xC0u
#define LLWU PE2 WUPE7 SHIFT
                                                  6
#define LLWU PE2 WUPE7 WIDTH
                                                  2
#define LLWU PE2 WUPE7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE2 WUPE7 SHIFT))&LLWU PE2 WUPE7 MASK)
/* PE3 Bit Fields */
#define LLWU PE3 WUPE8 MASK
                                                  0x3u
#define LLWU PE3 WUPE8 SHIFT
                                                  \cap
                                                  2
#define LLWU PE3 WUPE8 WIDTH
#define LLWU PE3 WUPE8(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE8 SHIFT))&LLWU PE3 WUPE8 MASK)
#define LLWU PE3 WUPE9 MASK
                                                  0xCu
#define LLWU PE3 WUPE9 SHIFT
                                                  2
#define LLWU PE3 WUPE9 WIDTH
                                                  2
#define LLWU PE3 WUPE9(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE9 SHIFT))&LLWU PE3 WUPE9 MASK)
#define LLWU PE3 WUPE10 MASK
                                                  0x30u
#define LLWU PE3 WUPE10 SHIFT
#define LLWU PE3 WUPE10 WIDTH
#define LLWU PE3 WUPE10(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE3 WUPE10 SHIFT)) & LLWU PE3 WUPE10 MASK)
#define LLWU PE3 WUPE11 MASK
                                                  0xC0u
#define LLWU_PE3_WUPE11_SHIFT
                                                  6
                                                  2
#define LLWU PE3 WUPE11 WIDTH
#define LLWU PE3 WUPE11(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE3 WUPE11 SHIFT))&LLWU PE3 WUPE11 MASK)
/* PE4 Bit Fields */
#define LLWU PE4 WUPE12 MASK
                                                  0x3u
#define LLWU PE4 WUPE12 SHIFT
                                                  \cap
#define LLWU_PE4_WUPE12_WIDTH
                                                  2
#define LLWU_PE4_WUPE12(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE12 SHIFT))&LLWU PE4 WUPE12 MASK)
#define LLWU PE4 WUPE13 MASK
                                                  0xCu
#define LLWU PE4 WUPE13 SHIFT
                                                  2
#define LLWU PE4 WUPE13 WIDTH
                                                  2
#define LLWU PE4 WUPE13(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE13 SHIFT))&LLWU PE4 WUPE13 MASK)
#define LLWU PE4 WUPE14 MASK
                                                  0x30u
#define LLWU_PE4_WUPE14_SHIFT
#define LLWU PE4 WUPE14 WIDTH
#define LLWU PE4 WUPE14(x)
(((uint8 t)(((uint8 t)(x))<<LLWU PE4 WUPE14 SHIFT))&LLWU PE4 WUPE14 MASK)
#define LLWU PE4 WUPE15 MASK
                                                  0xC0u
#define LLWU PE4 WUPE15 SHIFT
                                                  6
#define LLWU PE4 WUPE15 WIDTH
                                                  2
```

```
#define LLWU PE4 WUPE15(x)
(((uint8 t)(((uint8 t)(x)) << LLWU PE4 WUPE15 SHIFT)) & LLWU PE4 WUPE15 MASK)
/* ME Bit Fields */
#define LLWU ME WUME0 MASK
                                                  0 \times 1 11
#define LLWU ME WUME0 SHIFT
                                                  0
#define LLWU ME WUME0 WIDTH
                                                  1
#define LLWU ME WUME0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUMEO SHIFT))&LLWU ME WUMEO MASK)
#define LLWU ME WUME1 MASK
                                                  0x2u
#define LLWU ME WUME1 SHIFT
                                                  1
#define LLWU ME WUME1 WIDTH
                                                  1
#define LLWU ME WUME1(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME1 SHIFT))&LLWU ME WUME1 MASK)
#define LLWU ME WUME2 MASK
                                                  0x4u
#define LLWU ME WUME2 SHIFT
                                                  2
#define LLWU ME WUME2 WIDTH
                                                  1
#define LLWU ME WUME2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME2 SHIFT))&LLWU ME WUME2 MASK)
#define LLWU ME WUME3 MASK
                                                  0x8u
#define LLWU ME WUME3 SHIFT
                                                   3
#define LLWU ME WUME3 WIDTH
#define LLWU ME WUME3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME3 SHIFT))&LLWU ME WUME3 MASK)
#define LLWU ME WUME4 MASK
                                                  0x10u
#define LLWU ME WUME4 SHIFT
                                                   4
#define LLWU ME WUME4 WIDTH
                                                   1
#define LLWU ME WUME4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME4 SHIFT))&LLWU ME WUME4 MASK)
#define LLWU ME WUME5 MASK
                                                  0x20u
#define LLWU ME WUME5 SHIFT
                                                  5
                                                  1
#define LLWU ME WUME5 WIDTH
#define LLWU ME WUME5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME5 SHIFT))&LLWU ME WUME5 MASK)
#define LLWU ME WUME6 MASK
                                                  0x40u
#define LLWU ME WUME6 SHIFT
                                                   6
#define LLWU ME WUME6 WIDTH
                                                   1
#define LLWU ME WUME6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME6 SHIFT))&LLWU ME WUME6 MASK)
#define LLWU ME WUME7 MASK
                                                  0x80u
#define LLWU ME WUME7 SHIFT
                                                  7
#define LLWU ME WUME7 WIDTH
                                                  1
#define LLWU ME WUME7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU ME WUME7 SHIFT))&LLWU ME WUME7 MASK)
/* F1 Bit Fields */
#define LLWU F1 WUF0 MASK
                                                   0x1u
#define LLWU_F1_WUF0_SHIFT
                                                  0
#define LLWU F1 WUF0 WIDTH
                                                  1
#define LLWU F1 WUF0(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF0 SHIFT)) &LLWU F1 WUF0 MASK)
#define LLWU F1 WUF1 MASK
                                                  0x2u
#define LLWU F1 WUF1 SHIFT
                                                  1
#define LLWU F1 WUF1 WIDTH
                                                  1
#define LLWU F1 WUF1(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF1 SHIFT)) &LLWU F1 WUF1 MASK)
#define LLWU F1 WUF2 MASK
                                                  0x411
#define LLWU F1 WUF2 SHIFT
                                                  2
                                                   1
#define LLWU F1 WUF2 WIDTH
#define LLWU F1 WUF2(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF2 SHIFT))&LLWU F1 WUF2 MASK)
#define LLWU F1 WUF3 MASK
                                                  0x8u
```

```
#define LLWU F1 WUF3 SHIFT
                                                   3
#define LLWU F1 WUF3 WIDTH
#define LLWU F1 WUF3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF3 SHIFT))&LLWU F1 WUF3 MASK)
#define LLWU F1 WUF4 MASK
                                                   0 \times 1011
#define LLWU F1 WUF4 SHIFT
                                                   4
#define LLWU F1 WUF4 WIDTH
                                                   1
#define LLWU F1 WUF4(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF4 SHIFT)) &LLWU F1 WUF4 MASK)
#define LLWU F1 WUF5 MASK
                                                   0x20u
#define LLWU F1 WUF5 SHIFT
                                                   5
#define LLWU_F1_WUF5 WIDTH
                                                   1
#define LLWU F1 WUF5(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F1 WUF5 SHIFT)) &LLWU F1 WUF5 MASK)
#define LLWU F1 WUF6 MASK
                                                   0x40u
#define LLWU F1 WUF6 SHIFT
                                                   6
#define LLWU F1 WUF6 WIDTH
                                                   1
#define LLWU F1 WUF6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF6 SHIFT))&LLWU F1 WUF6 MASK)
#define LLWU F1 WUF7 MASK
                                                   0x80u
#define LLWU F1 WUF7 SHIFT
                                                   7
                                                   1
#define LLWU F1 WUF7 WIDTH
#define LLWU F1 WUF7(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F1 WUF7 SHIFT))&LLWU F1 WUF7 MASK)
/* F2 Bit Fields */
#define LLWU F2 WUF8 MASK
                                                   0 \times 111
#define LLWU F2 WUF8 SHIFT
                                                   0
#define LLWU F2 WUF8 WIDTH
                                                   1
#define LLWU F2 WUF8(x)
(((uint8_t)(((uint8_t)(x)) << LLWU F2 WUF8 SHIFT)) &LLWU F2 WUF8 MASK)
#define LLWU F2 WUF9 MASK
                                                   0x2u
#define LLWU F2 WUF9 SHIFT
                                                   1
#define LLWU F2 WUF9 WIDTH
                                                   1
#define LLWU F2 WUF9(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF9 SHIFT)) &LLWU F2 WUF9 MASK)
#define LLWU F2 WUF10 MASK
                                                   0x4u
#define LLWU_F2_WUF10_SHIFT
                                                   2
#define LLWU_F2_WUF10_WIDTH
                                                   1
#define LLWU F2 WUF10(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF10 SHIFT)) & LLWU F2 WUF10 MASK)
#define LLWU F2 WUF11 MASK
                                                   0x8u
#define LLWU F2 WUF11 SHIFT
                                                   3
#define LLWU F2 WUF11 WIDTH
                                                   1
#define LLWU F2 WUF11(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF11 SHIFT)) & LLWU F2 WUF11 MASK)
#define LLWU_F2_WUF12_MASK
                                                   0x10u
#define LLWU F2 WUF12 SHIFT
                                                   4
                                                   1
#define LLWU F2 WUF12 WIDTH
#define LLWU F2 WUF12(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF12 SHIFT))&LLWU F2 WUF12 MASK)
#define LLWU F2 WUF13 MASK
                                                   0x20u
#define LLWU F2 WUF13 SHIFT
                                                   5
#define LLWU_F2_WUF13_WIDTH
                                                   1
#define LLWU F2 WUF13(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF13 SHIFT)) & LLWU F2 WUF13 MASK)
#define LLWU F2 WUF14 MASK
                                                   0x40u
#define LLWU F2 WUF14 SHIFT
                                                   6
#define LLWU F2 WUF14 WIDTH
                                                   1
#define LLWU_F2 WUF14(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F2 WUF14 SHIFT))&LLWU F2 WUF14 MASK)
```

```
#define LLWU F2 WUF15 MASK
                                                  0x80u
#define LLWU F2 WUF15 SHIFT
#define LLWU_F2_WUF15_WIDTH
                                                  1
#define LLWU_F2_WUF15(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F2 WUF15 SHIFT)) & LLWU F2 WUF15 MASK)
/* F3 Bit Fields */
#define LLWU F3 MWUF0 MASK
                                                  0x1u
#define LLWU F3 MWUF0 SHIFT
                                                  0
#define LLWU F3 MWUF0 WIDTH
                                                  1
#define LLWU F3 MWUF0(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF0 SHIFT))&LLWU F3 MWUF0 MASK)
#define LLWU F3 MWUF1 MASK
                                                  0x2u
#define LLWU F3 MWUF1 SHIFT
                                                  1
#define LLWU F3 MWUF1 WIDTH
                                                  1
#define LLWU F3 MWUF1(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F3 MWUF1 SHIFT)) & LLWU F3 MWUF1 MASK)
#define LLWU F3 MWUF2 MASK
                                                  0x4u
#define LLWU F3 MWUF2 SHIFT
                                                  2
#define LLWU F3 MWUF2 WIDTH
#define LLWU F3 MWUF2(x)
(((uint8 t)(((uint8 t)(x)) << LLWU F3 MWUF2 SHIFT)) & LLWU F3 MWUF2 MASK)
#define LLWU F3 MWUF3 MASK
                                                  0x8u
#define LLWU F3 MWUF3 SHIFT
                                                  3
#define LLWU F3 MWUF3 WIDTH
                                                  1
#define LLWU F3 MWUF3(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF3 SHIFT))&LLWU F3 MWUF3 MASK)
#define LLWU F3 MWUF4 MASK
                                                  0x10u
#define LLWU F3 MWUF4 SHIFT
                                                  4
#define LLWU F3 MWUF4 WIDTH
                                                  1
#define LLWU F3 MWUF4(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF4 SHIFT))&LLWU F3 MWUF4 MASK)
#define LLWU F3 MWUF5 MASK
                                                  0x20u
#define LLWU F3 MWUF5 SHIFT
                                                  5
#define LLWU F3 MWUF5 WIDTH
#define LLWU F3 MWUF5(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF5 SHIFT))&LLWU F3 MWUF5 MASK)
#define LLWU F3 MWUF6 MASK
                                                  0x40u
#define LLWU_F3_MWUF6_SHIFT
                                                  6
                                                  1
#define LLWU F3 MWUF6 WIDTH
#define LLWU F3 MWUF6(x)
(((uint8 t)(((uint8 t)(x))<<LLWU F3 MWUF6 SHIFT))&LLWU F3 MWUF6 MASK)
#define LLWU F3 MWUF7 MASK
                                                  0x80u
#define LLWU F3 MWUF7 SHIFT
                                                  7
#define LLWU F3 MWUF7 WIDTH
                                                  1
#define LLWU F3 MWUF7(x)
(((uint8_t)(((uint8_t)(x))<<LLWU_F3_MWUF7_SHIFT))&LLWU_F3_MWUF7_MASK)
/* FILT1 Bit Fields */
#define LLWU FILT1 FILTSEL MASK
                                                  0xFu
#define LLWU FILT1 FILTSEL SHIFT
                                                  0
#define LLWU FILT1 FILTSEL WIDTH
                                                  4
#define LLWU FILT1 FILTSEL(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTSEL SHIFT)) &LLWU FILT1 FILTSEL
MASK)
#define LLWU FILT1 FILTE MASK
                                                  0x60u
#define LLWU FILT1 FILTE SHIFT
                                                  5
#define LLWU FILT1 FILTE WIDTH
#define LLWU FILT1 FILTE(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTE SHIFT)) &LLWU FILT1 FILTE MAS
K)
#define LLWU FILT1 FILTF MASK
                                                  0x80u
```

```
#define LLWU FILT1 FILTF SHIFT
                                                7
#define LLWU FILT1 FILTF WIDTH
#define LLWU_FILT1 FILTF(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT1 FILTF SHIFT)) &LLWU FILT1 FILTF MAS
K)
/* FILT2 Bit Fields */
#define LLWU FILT2 FILTSEL MASK
                                                0xFu
#define LLWU FILT2 FILTSEL SHIFT
                                                0
#define LLWU FILT2 FILTSEL WIDTH
#define LLWU FILT2 FILTSEL(x)
(((uint8 t)(((uint8 t)(x))<<LLWU FILT2 FILTSEL SHIFT))&LLWU FILT2 FILTSEL
MASK)
#define LLWU FILT2 FILTE MASK
                                                0x60u
#define LLWU FILT2 FILTE SHIFT
                                                5
#define LLWU FILT2 FILTE WIDTH
#define LLWU FILT2 FILTE(x)
(((uint8_t)(((uint8_t)(x))<<LLWU_FILT2_FILTE_SHIFT))&LLWU_FILT2_FILTE_MAS
K)
#define LLWU FILT2 FILTF MASK
                                                0x80u
#define LLWU FILT2 FILTF SHIFT
                                                7
#define LLWU FILT2 FILTF WIDTH
#define LLWU FILT2 FILTF(x)
(((uint8 t)(((uint8 t)(x)) << LLWU FILT2 FILTF SHIFT)) & LLWU FILT2 FILTF MAS
/*!
* @}
 */ /* end of group LLWU Register Masks */
/* LLWU - Peripheral instance base addresses */
/** Peripheral LLWU base address */
#define LLWU BASE
                                                (0x4007C000u)
/** Peripheral LLWU base pointer */
#define LLWU
                                                ((LLWU Type *)LLWU BASE)
#define LLWU BASE PTR
                                                (LLWU)
/** Array initializer of LLWU peripheral base addresses */
                                          { LLWU BASE }
#define LLWU BASE ADDRS
/** Array initializer of LLWU peripheral base pointers */
#define LLWU BASE PTRS
                                               { LLWU }
/* -----
  -- LLWU - Register accessor macros
----- */
/*!
* @addtogroup LLWU Register Accessor Macros LLWU - Register accessor
macros
* @ {
 */
/* LLWU - Register instance definitions */
/* LLWU */
#define LLWU PE1
                                               LLWU PE1 REG(LLWU)
#define LLWU PE2
                                               LLWU PE2 REG(LLWU)
#define LLWU PE3
                                               LLWU PE3 REG(LLWU)
#define LLWU PE4
                                                LLWU PE4 REG(LLWU)
```

```
#define LLWU ME
                                             LLWU ME REG(LLWU)
                                             LLWU F1 REG(LLWU)
#define LLWU F1
                                             LLWU F2 REG(LLWU)
#define LLWU F2
#define LLWU F3
                                             LLWU F3 REG(LLWU)
#define LLWU FILT1
                                             LLWU FILT1 REG(LLWU)
#define LLWU FILT2
                                             LLWU FILT2 REG(LLWU)
/*!
* @ }
 ^{*}/ /* end of group LLWU Register Accessor Macros ^{*}/
/*!
* @}
*/ /* end of group LLWU Peripheral Access Layer */
/* -----
  -- LPTMR Peripheral Access Layer
---- */
/*!
* @addtogroup LPTMR Peripheral Access Layer LPTMR Peripheral Access
Layer
* @ {
*/
/** LPTMR - Register Layout Typedef */
typedef struct {
  IO uint32 t CSR;
                                              /**< Low Power Timer
Control Status Register, offset: 0x0 */
 IO uint32 t PSR;
                                               /**< Low Power Timer
Prescale Register, offset: 0x4 */
 IO uint32 t CMR;
                                               /**< Low Power Timer
Compare Register, offset: 0x8 */
  __IO uint32_t CNR;
                                               /**< Low Power Timer
Counter Register, offset: 0xC */
} LPTMR Type, *LPTMR MemMapPtr;
/* -----
  -- LPTMR - Register accessor macros
_____ */
/*!
* @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor
macros
* @ {
*/
/* LPTMR - Register accessors */
#define LPTMR CSR REG(base)
                                             ((base)->CSR)
#define LPTMR PSR REG(base)
                                             ((base)->PSR)
#define LPTMR CMR REG(base)
                                             ((base)->CMR)
#define LPTMR CNR REG(base)
                                             ((base) ->CNR)
```

```
/*!
* @ }
*/ /* end of group LPTMR Register Accessor Macros */
/* -----
_____
  -- LPTMR Register Masks
____ */
 * @addtogroup LPTMR Register Masks LPTMR Register Masks
* @ {
*/
/* CSR Bit Fields */
#define LPTMR CSR TEN MASK
                                                0×111
#define LPTMR CSR TEN SHIFT
                                                \cap
#define LPTMR CSR TEN WIDTH
                                                1
#define LPTMR CSR TEN(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR CSR TEN SHIFT))&LPTMR CSR TEN MASK)
#define LPTMR CSR TMS MASK
                                                0x2u
#define LPTMR CSR TMS SHIFT
#define LPTMR CSR TMS WIDTH
                                                1
#define LPTMR CSR TMS(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TMS SHIFT))&LPTMR CSR TMS MASK)
#define LPTMR_CSR_TFC_MASK
                                                0x4u
#define LPTMR CSR TFC SHIFT
#define LPTMR CSR TFC WIDTH
#define LPTMR CSR TFC(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR CSR TFC SHIFT)) & LPTMR CSR TFC MASK)
#define LPTMR CSR TPP MASK
                                                0x8u
#define LPTMR CSR TPP SHIFT
                                                3
#define LPTMR CSR TPP WIDTH
                                                1
#define LPTMR CSR TPP(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TPP SHIFT))&LPTMR CSR TPP MASK)
#define LPTMR_CSR_TPS_MASK
                                                0x30u
#define LPTMR_CSR TPS SHIFT
#define LPTMR CSR TPS WIDTH
                                                2
#define LPTMR CSR TPS(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR CSR TPS SHIFT)) & LPTMR CSR TPS MASK)
#define LPTMR CSR TIE MASK
                                                0x40u
#define LPTMR CSR TIE SHIFT
                                                 6
#define LPTMR_CSR_TIE_WIDTH
#define LPTMR_CSR_TIE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TIE SHIFT))&LPTMR CSR TIE MASK)
#define LPTMR CSR TCF MASK
                                                0x80u
#define LPTMR CSR TCF SHIFT
                                                7
#define LPTMR CSR TCF WIDTH
                                                1
#define LPTMR CSR TCF(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CSR TCF SHIFT))&LPTMR CSR TCF MASK)
/* PSR Bit Fields */
#define LPTMR PSR PCS MASK
                                                0x3u
#define LPTMR PSR PCS SHIFT
                                                0
#define LPTMR PSR PCS WIDTH
#define LPTMR PSR PCS(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PCS SHIFT))&LPTMR PSR PCS MASK)
#define LPTMR PSR PBYP MASK
                                                0x4u
#define LPTMR PSR PBYP SHIFT
                                                2
```

```
#define LPTMR PSR PBYP WIDTH
                                                1
#define LPTMR PSR PBYP(x)
(((uint32 t)(((uint32_t)(x))<<LPTMR_PSR_PBYP_SHIFT))&LPTMR_PSR_PBYP_MASK)
#define LPTMR PSR PRESCALE MASK
                                               0x78u
#define LPTMR PSR PRESCALE SHIFT
#define LPTMR PSR PRESCALE WIDTH
#define LPTMR PSR PRESCALE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR PSR PRESCALE SHIFT))&LPTMR PSR PRESCA
LE MASK)
/* CMR Bit Fields */
#define LPTMR CMR COMPARE MASK
                                                0xFFFFu
#define LPTMR CMR COMPARE SHIFT
#define LPTMR CMR COMPARE WIDTH
                                                16
#define LPTMR CMR COMPARE(x)
(((uint32 t)(((uint32 t)(x))<<LPTMR CMR COMPARE SHIFT))&LPTMR CMR COMPARE
MASK)
/* CNR Bit Fields */
#define LPTMR CNR COUNTER MASK
                                               0xFFFFu
#define LPTMR CNR COUNTER SHIFT
#define LPTMR CNR COUNTER WIDTH
                                                16
#define LPTMR CNR COUNTER(x)
(((uint32 t)(((uint32 t)(x)) << LPTMR CNR COUNTER SHIFT)) & LPTMR CNR COUNTER
MASK)
/*!
* @ }
 */ /* end of group LPTMR Register Masks */
/* LPTMR - Peripheral instance base addresses */
/** Peripheral LPTMR0 base address */
#define LPTMR0 BASE
                                                (0x40040000u)
/** Peripheral LPTMR0 base pointer */
#define LPTMR0
                                                ((LPTMR Type
*)LPTMR0 BASE)
#define LPTMR0 BASE PTR
                                                (LPTMR0)
/** Array initializer of LPTMR peripheral base addresses */
#define LPTMR BASE ADDRS
                                           { LPTMR0 BASE }
/** Array initializer of LPTMR peripheral base pointers */
#define LPTMR BASE PTRS
                                               { LPTMR0 }
/* -----
  -- LPTMR - Register accessor macros
----- */
/*!
* @addtogroup LPTMR Register Accessor Macros LPTMR - Register accessor
macros
* @ {
 */
/* LPTMR - Register instance definitions */
/* LPTMR0 */
#define LPTMR0 CSR
                                                LPTMR CSR REG(LPTMR0)
#define LPTMR0 PSR
                                                LPTMR PSR REG(LPTMR0)
#define LPTMR0 CMR
                                                LPTMR CMR REG(LPTMR0)
                                                LPTMR CNR REG(LPTMR0)
#define LPTMR0 CNR
```

```
/*!
* @ }
*/ /* end of group LPTMR Register Accessor Macros */
/*!
* @ }
*/ /* end of group LPTMR Peripheral Access Layer */
/* -----
  -- MCG Peripheral Access Layer
---- */
/*!
* @addtogroup MCG Peripheral Access Layer MCG Peripheral Access Layer
* /
/** MCG - Register Layout Typedef */
typedef struct {
IO uint8 t C1;
                                              /**< MCG Control 1
Register, offset: 0x0 */
IO uint8 t C2;
                                              /**< MCG Control 2
Register, offset: 0x1 */
 IO uint8 t C3;
                                              /**< MCG Control 3
Register, of \overline{f} set: 0x2 */
                                              /**< MCG Control 4
 IO uint8 t C4;
Register, offset: 0x3 */
 IO uint8 t C5;
                                              /**< MCG Control 5
Register, offset: 0x4 */
 IO uint8 t C6;
                                              /**< MCG Control 6
Register, offset: 0x5 */
 __IO uint8_t S;
                                              /**< MCG Status
Register, offset: 0x6 */
     uint8_t RESERVED_0[1];
   IO uint8 t SC;
                                              /**< MCG Status and
Control Register, offset: 0x8 */
      uint8 t RESERVED 1[1];
   IO uint8 t ATCVH;
                                              /**< MCG Auto Trim
Compare Value High Register, offset: 0xA */
                                              /**< MCG Auto Trim
 __IO uint8_t ATCVL;
Compare Value Low Register, offset: 0xB */
 I uint8_t C7;
                                              /**< MCG Control 7
Register, offset: 0xC */
                                              /**< MCG Control 8
 IO uint8 t C8;
Register, offset: 0xD */
 I uint8 t C9;
                                              /**< MCG Control 9
Register, offset: 0xE */
I uint8 t C10;
                                              /**< MCG Control 10
Register, offset: 0xF */
} MCG Type, *MCG MemMapPtr;
/* -----
```

⁻⁻ MCG - Register accessor macros

```
* @addtogroup MCG Register_Accessor_Macros MCG - Register accessor
macros
* @ {
 */
/* MCG - Register accessors */
#define MCG C1 REG(base)
                                                ((base) ->C1)
#define MCG C2 REG(base)
                                                ((base) ->C2)
#define MCG C3 REG(base)
                                                ((base) -> C3)
#define MCG C4 REG(base)
                                                ((base) -> C4)
#define MCG C5 REG(base)
                                                ((base) -> C5)
#define MCG C6 REG(base)
                                                ((base) -> C6)
#define MCG S REG(base)
                                                ((base)->S)
#define MCG SC REG(base)
                                                ((base) ->SC)
#define MCG ATCVH REG(base)
                                                ((base)->ATCVH)
#define MCG ATCVL REG(base)
                                                ((base)->ATCVL)
#define MCG C7 REG(base)
                                                ((base)->C7)
#define MCG C8 REG(base)
                                                ((base)->C8)
#define MCG C9 REG(base)
                                                ((base) -> C9)
#define MCG C10 REG(base)
                                                ((base) ->C10)
/*!
* @ }
 */ /* end of group MCG Register Accessor Macros */
/* -----
_____
  -- MCG Register Masks
  ______
----- */
 * @addtogroup MCG Register Masks MCG Register Masks
 * @ {
 */
/* C1 Bit Fields */
#define MCG_C1_IREFSTEN_MASK
#define MCG_C1_IREFSTEN_SHIFT
                                                0x1u
#define MCG_C1_IREFSTEN_WIDTH
#define MCG C1 IREFSTEN(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 IREFSTEN SHIFT)) & MCG C1 IREFSTEN MASK)
#define MCG C1 IRCLKEN MASK
                                               0x2u
#define MCG C1 IRCLKEN SHIFT
#define MCG C1 IRCLKEN WIDTH
#define MCG C1 IRCLKEN(x)
(((uint8 t) (((uint8 t) (x)) << MCG C1 IRCLKEN SHIFT)) & MCG C1 IRCLKEN MASK)
#define MCG_C1_IREFS_MASK
                                                0x4u
#define MCG_C1_IREFS_SHIFT
                                                2
#define MCG C1 IREFS WIDTH
#define MCG C1 IREFS(x)
(((uint8 t)(((uint8 t)(x))<<MCG C1 IREFS SHIFT))&MCG C1 IREFS MASK)
#define MCG C1 FRDIV MASK
                                                0x38u
#define MCG C1 FRDIV SHIFT
                                                3
```

```
#define MCG C1 FRDIV WIDTH
                                                     3
#define MCG C1 FRDIV(x)
(((uint8 t)(((uint8 t)(x))<<MCG C1 FRDIV SHIFT))&MCG C1 FRDIV MASK)
#define MCG_C1_CLKS_MASK
                                                     0xC0u
#define MCG C1 CLKS SHIFT
                                                     6
#define MCG C1 CLKS WIDTH
                                                     2
#define MCG C1 CLKS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C1 CLKS SHIFT)) & MCG C1 CLKS MASK)
/* C2 Bit Fields */
#define MCG_C2_IRCS_MASK
#define MCG_C2_IRCS_SHIFT
#define MCG_C2_IRCS_WIDTH
                                                     0x1u
                                                     0
                                                     1
#define MCG C2 IRCS(x)
(((uint8 t) (((uint8 t) (x)) << MCG_C2_IRCS_SHIFT)) & MCG_C2_IRCS_MASK)
#define MCG C2 LP MASK
                                                     0x2u
#define MCG C2 LP SHIFT
                                                     1
#define MCG C2 LP WIDTH
#define MCG C2 LP(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 LP SHIFT)) & MCG C2 LP MASK)
#define MCG C2 EREFS0 MASK
                                                     0x4u
#define MCG C2 EREFS0 SHIFT
                                                     2
#define MCG_C2_EREFS0_WIDTH
                                                     1
#define MCG C2 EREFS0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 EREFSO SHIFT)) & MCG C2 EREFSO MASK)
#define MCG C2 HGO0 MASK
                                                     0x8u
#define MCG C2 HGO0 SHIFT
                                                     3
#define MCG C2 HGO0 WIDTH
                                                     1
#define MCG C2 HGO0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 HGOO SHIFT)) & MCG C2 HGOO MASK)
#define MCG C2 RANGEO MASK
                                                     0x30u
                                                     4
#define MCG C2 RANGEO SHIFT
#define MCG C2 RANGEO WIDTH
#define MCG C2 RANGEO(x)
(((uint8 t) (((uint8 t)(x)) << MCG C2 RANGEO SHIFT)) & MCG C2 RANGEO MASK)
#define MCG C2 LOCREO MASK
                                                    0x80u
#define MCG C2 LOCREO SHIFT
                                                     7
#define MCG_C2_LOCRE0_WIDTH
                                                     1
#define MCG_C2_LOCRE0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C2 LOCREO SHIFT)) & MCG C2 LOCREO MASK)
/* C3 Bit Fields */
#define MCG C3 SCTRIM MASK
                                                     0xFFu
#define MCG C3 SCTRIM SHIFT
                                                     0
#define MCG C3 SCTRIM WIDTH
                                                     8
#define MCG C3 SCTRIM(x)
(((uint8\_t)(((uint8\_t)(x)) << MCG\_C3\_SCTRIM\_SHIFT)) \& MCG\_C3\_SCTRIM\_MASK)
/* C4 Bit Fields */
#define MCG C4 SCFTRIM MASK
                                                     0x1u
                                                     0
#define MCG C4 SCFTRIM SHIFT
#define MCG C4 SCFTRIM WIDTH
#define MCG C4 SCFTRIM(x)
(((uint8 t)(((uint8 t)(x))<<MCG C4 SCFTRIM SHIFT))&MCG C4 SCFTRIM MASK)
#define MCG C4 FCTRIM MASK
                                                    0x1Eu
#define MCG C4 FCTRIM SHIFT
                                                     1
#define MCG_C4_FCTRIM_WIDTH
                                                     4
#define MCG C4 FCTRIM(x)
(((uint8 t) (((uint8 t)(x)) << MCG C4 FCTRIM SHIFT)) & MCG C4 FCTRIM MASK)
#define MCG C4 DRST DRS MASK
                                                    0x60u
#define MCG C4 DRST DRS SHIFT
                                                     5
#define MCG C4 DRST DRS WIDTH
                                                     2
```

```
#define MCG C4 DRST DRS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 DRST DRS SHIFT)) & MCG C4 DRST DRS MASK)
#define MCG C4 DMX32 MASK
                                                   0x80u
#define MCG_C4_DMX32_SHIFT
                                                   7
#define MCG C4 DMX32 WIDTH
                                                   1
#define MCG C4 DMX32(x)
(((uint8 t)(((uint8 t)(x)) << MCG C4 DMX32 SHIFT))& MCG C4 DMX32 MASK)
/* C5 Bit Fields */
#define MCG C5 PRDIV0 MASK
                                                   0x1Fu
#define MCG C5 PRDIVO SHIFT
                                                   \cap
#define MCG C5 PRDIV0 WIDTH
                                                   5
#define MCG C5 PRDIVO(x)
(((uint8 t)(((uint8 t)(x))<<MCG C5 PRDIV0 SHIFT))&MCG C5 PRDIV0 MASK)
#define MCG C5 PLLSTEN0 MASK
                                                   0x20u
#define MCG C5 PLLSTEN0 SHIFT
                                                   5
#define MCG C5 PLLSTEN0 WIDTH
                                                   1
#define MCG C5 PLLSTEN0(x)
(((uint8 t) (((uint8 t) (x)) << MCG C5 PLLSTENO SHIFT)) & MCG C5 PLLSTENO MASK)
#define MCG C5 PLLCLKEN0 MASK
                                                   0x40u
#define MCG C5 PLLCLKEN0 SHIFT
                                                   6
#define MCG C5 PLLCLKEN0 WIDTH
#define MCG C5 PLLCLKEN0(x)
(((uint8_t)(((uint8_t)(x)) << MCG C5 PLLCLKENO SHIFT)) \&MCG C5 PLLCLKENO MAS
/* C6 Bit Fields */
#define MCG C6 VDIV0 MASK
                                                   0 \times 1 Fii
#define MCG C6 VDIV0 SHIFT
                                                   \cap
#define MCG C6 VDIV0 WIDTH
                                                   5
#define MCG C6 VDIV0(x)
(((uint8 t) (((uint8 t)(x)) << MCG C6 VDIV0 SHIFT)) & MCG C6 VDIV0 MASK)
#define MCG C6 CME0 MASK
                                                   0x20u
#define MCG C6 CME0 SHIFT
                                                   5
#define MCG C6 CME0 WIDTH
                                                   1
\#define MCG C6 CME0(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 CME0 SHIFT))&MCG C6 CME0 MASK)
#define MCG C6 PLLS MASK
                                                   0x40u
#define MCG_C6_PLLS_SHIFT
                                                   6
#define MCG_C6_PLLS_WIDTH
                                                   1
#define MCG C6 PLLS(x)
(((uint8 t)(((uint8 t)(x)) << MCG C6 PLLS SHIFT)) & MCG C6 PLLS MASK)
#define MCG C6 LOLIE0 MASK
                                                   0x80u
#define MCG C6 LOLIE0 SHIFT
                                                   7
#define MCG C6 LOLIE0 WIDTH
                                                   1
#define MCG C6 LOLIE0(x)
(((uint8_t)(((uint8_t)(x)) << MCG_C6_LOLIE0_SHIFT))&MCG_C6_LOLIE0 MASK)
/* S Bit Fields */
#define MCG S IRCST MASK
                                                   0x1u
#define MCG S IRCST SHIFT
                                                   0
#define MCG S IRCST WIDTH
#define MCG S IRCST(x)
(((uint8 t)(((uint8 t)(x))<<MCG S IRCST SHIFT))&MCG S IRCST MASK)
#define MCG S OSCINITO MASK
                                                   0x2u
#define MCG S OSCINITO SHIFT
                                                   1
#define MCG_S_OSCINITO_WIDTH
                                                   1
#define MCG_S_OSCINITO(x)
(((uint8 t) ((uint8 t)(x)) << MCG S OSCINITO SHIFT)) & MCG S OSCINITO MASK)
                                                   0xCu
#define MCG S CLKST MASK
#define MCG S CLKST SHIFT
                                                   2
#define MCG S CLKST WIDTH
                                                   2
```

```
#define MCG S CLKST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S CLKST SHIFT)) & MCG S CLKST MASK)
#define MCG_S_IREFST_MASK
                                                   0x10u
#define MCG_S_IREFST_SHIFT
                                                   4
#define MCG S IREFST WIDTH
                                                   1
#define MCG S IREFST(x)
(((uint8 t)(((uint8 t)(x)) << MCG S IREFST SHIFT))& MCG S IREFST MASK)
#define MCG S PLLST MASK
                                                   0x20u
#define MCG S PLLST SHIFT
#define MCG S PLLST WIDTH
                                                   1
#define MCG S PLLST(x)
(((uint8_t)(((uint8_t)(x))<<MCG_S_PLLST_SHIFT))&MCG_S_PLLST_MASK)</pre>
#define MCG S LOCKO MASK
                                                   0x40u
                                                   6
#define MCG S LOCKO SHIFT
#define MCG S LOCKO WIDTH
                                                   1
\#define MCG S LOCKO(x)
(((uint8_t)(((uint8_t)(x))<<MCG_S_LOCKO_SHIFT))&MCG_S_LOCKO_MASK)</pre>
#define MCG S LOLSO MASK
                                                   0x80u
#define MCG S LOLSO SHIFT
                                                   7
#define MCG S LOLSO WIDTH
                                                   1
#define MCG S LOLS0(x)
(((uint8 t)(((uint8 t)(x)) << MCG S LOLSO SHIFT)) & MCG S LOLSO MASK)
/* SC Bit Fields */
#define MCG SC LOCSO MASK
                                                   0x1u
#define MCG SC LOCSO SHIFT
                                                   0
#define MCG SC LOCSO WIDTH
                                                   1
#define MCG SC LOCS0(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC LOCSO SHIFT))& MCG SC LOCSO MASK)
#define MCG SC FCRDIV MASK
                                                   0xEu
#define MCG_SC_FCRDIV_SHIFT
                                                   1
                                                   3
#define MCG SC FCRDIV WIDTH
#define MCG SC FCRDIV(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC FCRDIV SHIFT)) & MCG SC FCRDIV MASK)
#define MCG SC FLTPRSRV MASK
                                                   0x10u
#define MCG SC FLTPRSRV SHIFT
                                                   4
#define MCG SC FLTPRSRV WIDTH
                                                   1
#define MCG SC FLTPRSRV(x)
(((uint8_t)(((uint8_t)(x))<<MCG_SC_FLTPRSRV_SHIFT))&MCG_SC_FLTPRSRV_MASK)
#define MCG SC ATMF MASK
                                                   0x20u
#define MCG SC ATMF SHIFT
                                                   5
#define MCG SC ATMF WIDTH
                                                   1
#define MCG SC ATMF(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATMF SHIFT)) & MCG SC ATMF MASK)
#define MCG SC ATMS MASK
                                                   0x40u
#define MCG_SC_ATMS_SHIFT
                                                   6
#define MCG_SC_ATMS_WIDTH
                                                   1
\#define MCG SC ATMS(x)
(((uint8 t)(((uint8 t)(x)) << MCG SC ATMS SHIFT)) & MCG SC ATMS MASK)
#define MCG SC ATME MASK
                                                   0x80u
#define MCG SC ATME SHIFT
                                                   7
#define MCG SC ATME WIDTH
                                                   1
#define MCG SC ATME(x)
(((uint8 t)(((uint8 t)(x))<<MCG SC ATME SHIFT))&MCG SC ATME MASK)
/* ATCVH Bit Fields */
#define MCG ATCVH ATCVH MASK
                                                   0×FFu
#define MCG ATCVH ATCVH SHIFT
                                                   \cap
                                                   8
#define MCG ATCVH ATCVH WIDTH
#define MCG ATCVH ATCVH(x)
(((uint8 t)(((uint8 t)(x)) << MCG ATCVH ATCVH SHIFT)) & MCG ATCVH ATCVH MASK)
/* ATCVL Bit Fields */
```

```
#define MCG ATCVL ATCVL MASK
                                              0xFFu
#define MCG ATCVL ATCVL SHIFT
#define MCG_ATCVL_ATCVL_WIDTH
                                               8
#define MCG ATCVL ATCVL(x)
(((uint8 t)(((uint8 t)(x)) << MCG ATCVL ATCVL SHIFT)) & MCG ATCVL ATCVL MASK)
/* C8 Bit Fields */
#define MCG C8 LOLRE MASK
                                               0x40u
#define MCG C8 LOLRE SHIFT
#define MCG C8 LOLRE_WIDTH
                                               1
#define MCG C8 LOLRE(x)
(((uint8 t) (((uint8 t)(x)) << MCG C8 LOLRE SHIFT)) & MCG C8 LOLRE MASK)
/*!
* @}
*/ /* end of group MCG Register_Masks */
/* MCG - Peripheral instance base addresses */
/** Peripheral MCG base address */
#define MCG BASE
                                               (0x40064000u)
/** Peripheral MCG base pointer */
#define MCG
                                               ((MCG Type *)MCG BASE)
#define MCG BASE PTR
                                               (MCG)
/** Array initializer of MCG peripheral base addresses */
#define MCG BASE ADDRS
                                              { MCG BASE }
/** Array initializer of MCG peripheral base pointers */
#define MCG BASE PTRS
                                               { MCG }
/* -----
  -- MCG - Register accessor macros
  ______
---- */
/*!
* @addtogroup MCG Register Accessor Macros MCG - Register accessor
macros
* @ {
* /
/* MCG - Register instance definitions */
/* MCG */
#define MCG C1
                                              MCG C1 REG(MCG)
                                               MCG_C2_REG (MCG)
#define MCG C2
#define MCG C3
                                               MCG_C3_REG (MCG)
#define MCG C4
                                              MCG C4 REG (MCG)
                                              MCG C5 REG (MCG)
#define MCG C5
#define MCG C6
                                              MCG C6 REG (MCG)
#define MCG S
                                              MCG S REG (MCG)
                                              MCG SC REG (MCG)
#define MCG SC
#define MCG ATCVH
                                              MCG ATCVH REG (MCG)
#define MCG ATCVL
                                              MCG ATCVL REG(MCG)
#define MCG C7
                                              MCG_C7_REG (MCG)
#define MCG_C8
                                              MCG C8 REG (MCG)
#define MCG C9
                                              MCG C9 REG (MCG)
#define MCG C10
                                               MCG C10 REG(MCG)
/*!
* @}
```

```
*/ /* end of group MCG Register Accessor Macros */
/* MCG C2[EREFS] backward compatibility */
#define MCG_C2_EREFS_SHIFT (MCG_C2_EREFS0_SHIFT)
#define MCG_C2_EREFS_WIDTH (MCG_C2_EREFS0_WIDTH)
#define MCG_C2_EREFS(x) (MCG_C2_EREFS0(x))
/* MCG C2[HGO] backward compatibility */
#define MCG_C2_HGO_MASK (MCG_C2_HGO0_MASK)
#define MCG_C2_HGO_SHIFT (MCG_C2_HGO0_SHIFT)
#define MCG_C2_HGO_WIDTH (MCG_C2_HGO0_WIDTH)
#define MCG_C2_HGO(x) (MCG_C2_HGO0(x))
/* MCG C2[RANGE] backward compatibility */
#define MCG_C2_RANGE_MASK (MCG_C2_RANGE0_MASK)
#define MCG_C2_RANGE_SHIFT (MCG_C2_RANGE0_SHIFT)
#define MCG_C2_RANGE_WIDTH (MCG_C2_RANGE0_WIDTH)
#define MCG_C2_RANGE(x) (MCG_C2_RANGE0(x))
/*!
 * @}
 */ /* end of group MCG Peripheral Access Layer */
/* -----
   -- MCM Peripheral Access Layer
---- */
/*!
 * @addtogroup MCM Peripheral Access Layer MCM Peripheral Access Layer
 * @ {
 */
/** MCM - Register Layout Typedef */
typedef struct {
      uint8 t RESERVED 0[8];
    I uint1\overline{6} t PLASC;
                                                         /**< Crossbar Switch
(AXBS) Slave Configuration, offset: 0x8 */
   I uint16 t PLAMC;
                                                          /**< Crossbar Switch
(AXBS) Master Configuration, offset: 0xA */
  __IO uint32_t PLACR;
                                                          /**< Platform Control
Register, offset: 0xC */
    uint8 t RESERVED 1[48];
    IO uint32 t CPO;
                                                         /**< Compute Operation
Control Register, offset: 0x40 */
} MCM Type, *MCM MemMapPtr;
/* -----
   -- MCM - Register accessor macros
---- */
 * @addtogroup MCM Register Accessor Macros MCM - Register accessor
macros
```

```
* @ {
 */
/* MCM - Register accessors */
#define MCM PLASC REG(base)
                                                ((base)->PLASC)
#define MCM PLAMC REG(base)
                                                ((base)->PLAMC)
#define MCM PLACR REG(base)
                                                ((base) ->PLACR)
#define MCM CPO REG(base)
                                                 ((base) ->CPO)
/*!
* @ }
 */ /* end of group MCM Register Accessor Macros */
/* -----
  -- MCM Register Masks
---- */
/*!
 * @addtogroup MCM Register Masks MCM Register Masks
*/
/* PLASC Bit Fields */
#define MCM PLASC ASC MASK
                                                0xFFu
#define MCM_PLASC_ASC_SHIFT
#define MCM PLASC ASC WIDTH
#define MCM PLASC ASC(x)
(((uint16 t)(((uint16 t)(x)) << MCM PLASC ASC SHIFT))&MCM PLASC ASC MASK)
/* PLAMC Bit Fields */
#define MCM PLAMC AMC MASK
                                                0xFFu
#define MCM PLAMC AMC SHIFT
                                                \cap
#define MCM PLAMC AMC WIDTH
#define MCM PLAMC AMC(x)
(((uint16 t)(((uint16 t)(x))<<MCM PLAMC AMC SHIFT))&MCM PLAMC AMC MASK)
/* PLACR Bit Fields */
#define MCM PLACR ARB MASK
                                                0x200u
#define MCM PLACR ARB SHIFT
                                                9
#define MCM PLACR ARB WIDTH
#define MCM PLACR ARB(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR ARB SHIFT))&MCM PLACR ARB MASK)
#define MCM_PLACR_CFCC_MASK
                                                0x400u
#define MCM_PLACR_CFCC_SHIFT
                                                10
#define MCM PLACR CFCC WIDTH
#define MCM PLACR CFCC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR CFCC SHIFT))&MCM PLACR CFCC MASK)
#define MCM PLACR DFCDA MASK
                                                0x800u
#define MCM PLACR DFCDA SHIFT
                                                11
#define MCM PLACR DFCDA WIDTH
                                                1
#define MCM PLACR DFCDA(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCDA SHIFT)) & MCM PLACR DFCDA MAS
K)
                                                0x100011
#define MCM PLACR DFCIC MASK
#define MCM PLACR DFCIC SHIFT
                                                12
#define MCM PLACR DFCIC WIDTH
                                                1
```

```
#define MCM PLACR DFCIC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCIC SHIFT)) & MCM PLACR DFCIC MAS
#define MCM PLACR DFCC MASK
                                                 0x2000u
#define MCM PLACR DFCC SHIFT
                                                 13
#define MCM PLACR DFCC WIDTH
#define MCM PLACR DFCC(x)
(((uint32 t)(((uint32 t)(x))<<MCM PLACR DFCC SHIFT))&MCM PLACR DFCC MASK)
#define MCM PLACR EFDS MASK
                                                 0 \times 400011
#define MCM PLACR EFDS SHIFT
                                                 1 Δ
#define MCM PLACR EFDS WIDTH
                                                 1
#define MCM PLACR EFDS(x)
(((uint32_t)(((uint32_t)(x))<<MCM_PLACR_EFDS_SHIFT))&MCM PLACR EFDS MASK)</pre>
#define MCM PLACR DFCS MASK
                                                0x8000u
#define MCM PLACR DFCS SHIFT
                                                 15
#define MCM PLACR DFCS WIDTH
                                                 1
#define MCM PLACR DFCS(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR DFCS SHIFT)) & MCM PLACR DFCS MASK)
#define MCM PLACR ESFC MASK
                                                 0x10000u
#define MCM PLACR ESFC SHIFT
                                                 16
#define MCM_PLACR_ESFC_WIDTH
#define MCM PLACR ESFC(x)
(((uint32 t)(((uint32 t)(x)) << MCM PLACR ESFC SHIFT))&MCM PLACR ESFC MASK)
/* CPO Bit Fields */
#define MCM CPO CPOREQ MASK
                                                 0x1u
#define MCM CPO CPOREQ SHIFT
                                                 0
#define MCM CPO CPOREQ WIDTH
                                                 1
#define MCM CPO CPOREQ(x)
(((uint32 t)(((uint32 t)(x))<<MCM CPO CPOREQ SHIFT))&MCM CPO CPOREQ MASK)
#define MCM CPO CPOACK MASK
                                                 0x2u
#define MCM CPO CPOACK SHIFT
                                                 1
#define MCM CPO CPOACK WIDTH
#define MCM CPO CPOACK(x)
(((uint32 t)(((uint32 t)(x)) << MCM CPO CPOACK SHIFT)) & MCM CPO CPOACK MASK)
#define MCM CPO CPOWOI MASK
                                                0x4u
#define MCM CPO CPOWOI SHIFT
                                                 2
#define MCM_CPO_CPOWOI_WIDTH
                                                 1
#define MCM_CPO_CPOWOI(x)
(((uint32 t)(((uint32 t)(x)) << MCM CPO CPOWOI SHIFT))& MCM CPO CPOWOI MASK)
/*!
* @ }
*/ /* end of group MCM Register Masks */
/* MCM - Peripheral instance base addresses */
/** Peripheral MCM base address */
#define MCM BASE
                                                (0xF0003000u)
/** Peripheral MCM base pointer */
#define MCM
                                                 ((MCM Type *)MCM BASE)
#define MCM BASE PTR
/** Array initializer of MCM peripheral base addresses */
#define MCM BASE ADDRS
                                                { MCM BASE }
/** Array initializer of MCM peripheral base pointers */
#define MCM BASE PTRS
                                                { MCM }
/* -----
  -- MCM - Register accessor macros
```

```
---- */
/*!
* @addtogroup MCM Register_Accessor_Macros MCM - Register accessor
macros
* @ {
*/
/* MCM - Register instance definitions */
/* MCM */
                                             MCM PLASC REG (MCM)
#define MCM PLASC
#define MCM PLAMC
                                             MCM PLAMC REG (MCM)
#define MCM PLACR
                                             MCM PLACR REG (MCM)
#define MCM CPO
                                             MCM CPO REG (MCM)
/*!
* @}
*/ /* end of group MCM Register Accessor Macros */
/*!
* @ }
*/ /* end of group MCM Peripheral Access Layer */
/* -----
  -- MTB Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup MTB Peripheral_Access_Layer MTB Peripheral Access Layer
* @ {
*/
/** MTB - Register Layout Typedef */
typedef struct {
                                               /**< MTB Position
 IO uint32 t POSITION;
Register, offset: 0x0 */
 IO uint32 t MASTER;
                                               /**< MTB Master
Register, offset: 0x4 */
                                               /**< MTB Flow
 __IO uint32_t FLOW;
Register, offset: 0x8 */
 __I uint32_t BASE;
                                               /**< MTB Base
Register, offset: 0xC */
   uint8 t RESERVED 0[3824];
  I uint32 t MODECTRL;
                                               /**< Integration Mode
Control Register, offset: 0xF00 */
     uint8 t RESERVED 1[156];
   I uint3\overline{2}_t TAGSET;
                                               /**< Claim TAG Set
Register, offset: 0xFA0 */
 I uint32 t TAGCLEAR;
                                               /**< Claim TAG Clear
Register, offset: 0xFA4 */
     uint8 t RESERVED 2[8];
  I uint32 t LOCKACCESS;
                                               /**< Lock Access
Register, offset: 0xFB0 */
```

```
__I uint32_t LOCKSTAT;
                                                  /**< Lock Status
Register, offset: 0xFB4 */
 __I uint32_t AUTHSTAT;
                                                  /**< Authentication
Status Register, offset: 0xFB8 */
  I uint32 t DEVICEARCH;
                                                  /**< Device
Architecture Register, offset: 0xFBC */
    uint8 t RESERVED 3[8];
    I uint32 t DEVICECFG;
                                                 /**< Device
Configuration Register, offset: 0xFC8 */
  I uint32 t DEVICETYPID;
                                                  /**< Device Type
Identifier Register, offset: 0xFCC */
  I uint32 t PERIPHID[8];
                                                  /**< Peripheral ID
Register, array offset: 0xFDO, array step: 0x4 */
                                                  /**< Component ID
  I uint32 t COMPID[4];
Register, array offset: 0xFF0, array step: 0x4 */
} MTB Type, *MTB MemMapPtr;
/* -----
   -- MTB - Register accessor macros
---- */
/*!
 * @addtogroup MTB Register Accessor Macros MTB - Register accessor
macros
* @ {
 */
/* MTB - Register accessors */
#define MTB POSITION REG(base)
                                                ((base) -> POSITION)
#define MTB MASTER REG(base)
                                                ((base) ->MASTER)
#define MTB FLOW REG(base)
                                                ((base) ->FLOW)
#define MTB BASE REG(base)
                                                ((base)->BASE)
#define MTB MODECTRL REG(base)
                                                ((base)->MODECTRL)
#define MTB_TAGSET_REG(base)
                                                ((base)->TAGSET)
#define MTB_TAGCLEAR_REG(base)
                                                ((base)->TAGCLEAR)
#define MTB LOCKACCESS REG(base)
                                                ((base)->LOCKACCESS)
#define MTB LOCKSTAT REG(base)
                                                ((base)->LOCKSTAT)
#define MTB AUTHSTAT REG(base)
                                                ((base)->AUTHSTAT)
#define MTB DEVICEARCH REG(base)
                                               ((base) -> DEVICEARCH)
#define MTB DEVICECFG REG(base)
                                                ((base)->DEVICECFG)
#define MTB DEVICETYPID REG(base)
                                                ((base) ->DEVICETYPID)
#define MTB PERIPHID REG (base, index)
                                                ((base)-
>PERIPHID[index])
#define MTB PERIPHID COUNT
#define MTB COMPID REG(base,index)
                                                ((base) ->COMPID[index])
#define MTB COMPID COUNT
/*!
 * @ }
 */ /* end of group MTB Register Accessor Macros */
_____
  -- MTB Register Masks
---- */
```

```
* @addtogroup MTB Register Masks MTB Register Masks
 * @ {
*/
/* POSITION Bit Fields */
#define MTB POSITION WRAP MASK
                                                  0x4u
#define MTB POSITION WRAP SHIFT
#define MTB POSITION WRAP WIDTH
#define MTB POSITION WRAP(x)
(((uint32 t)(((uint32 t)(x))<<MTB POSITION WRAP SHIFT))&MTB POSITION WRAP
MASK)
#define MTB POSITION POINTER MASK
                                                  0xFFFFFFF8u
#define MTB POSITION POINTER SHIFT
                                                  3
#define MTB POSITION POINTER WIDTH
                                                  29
#define MTB POSITION POINTER(x)
(((uint32 t)(((uint32 t)(x)) << MTB POSITION POINTER SHIFT)) & MTB POSITION P
OINTER MASK)
/* MASTER Bit Fields */
#define MTB MASTER MASK MASK
                                                  0x1Fu
#define MTB MASTER MASK SHIFT
                                                  \cap
#define MTB MASTER MASK WIDTH
#define MTB MASTER MASK(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER MASK SHIFT))&MTB MASTER MASK MAS
#define MTB MASTER TSTARTEN MASK
                                                  0x20u
#define MTB MASTER TSTARTEN SHIFT
#define MTB MASTER TSTARTEN WIDTH
#define MTB_MASTER_TSTARTEN(x)
(((uint32 t)(((uint32 t)(x)) << MTB MASTER TSTARTEN SHIFT)) & MTB MASTER TSTA
RTEN MASK)
#define MTB MASTER TSTOPEN MASK
                                                  0x40u
#define MTB MASTER TSTOPEN SHIFT
                                                  6
#define MTB MASTER TSTOPEN WIDTH
                                                  1
#define MTB MASTER TSTOPEN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER TSTOPEN SHIFT))&MTB MASTER TSTOP
EN MASK)
#define MTB MASTER SFRWPRIV MASK
                                                  0x8011
#define MTB MASTER SFRWPRIV SHIFT
                                                  7
#define MTB MASTER SFRWPRIV WIDTH
                                                  1
#define MTB MASTER SFRWPRIV(x)
(((uint32 t)(((uint32 t)(x)) << MTB MASTER SFRWPRIV SHIFT)) & MTB MASTER SFRW
PRIV MASK)
#define MTB MASTER RAMPRIV MASK
                                                  0x100u
#define MTB MASTER RAMPRIV SHIFT
#define MTB MASTER RAMPRIV WIDTH
#define MTB MASTER RAMPRIV(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER RAMPRIV SHIFT))&MTB MASTER RAMPR
IV MASK)
#define MTB MASTER HALTREQ MASK
                                                  0x200u
#define MTB MASTER HALTREQ SHIFT
#define MTB MASTER HALTREQ WIDTH
                                                  1
#define MTB MASTER HALTREQ(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER HALTREQ SHIFT))&MTB MASTER HALTR
EQ MASK)
                                                  0x80000000u
#define MTB MASTER EN MASK
#define MTB MASTER EN SHIFT
                                                  31
#define MTB MASTER EN WIDTH
                                                  1
```

```
#define MTB MASTER EN(x)
(((uint32 t)(((uint32 t)(x))<<MTB MASTER EN SHIFT))&MTB MASTER EN MASK)
/* FLOW Bit Fields */
#define MTB FLOW AUTOSTOP MASK
                                                 0x1u
#define MTB FLOW AUTOSTOP SHIFT
#define MTB FLOW AUTOSTOP WIDTH
#define MTB FLOW AUTOSTOP(x)
(((uint32 t)(((uint32 t)(x)) << MTB FLOW AUTOSTOP SHIFT)) & MTB FLOW AUTOSTOP
#define MTB FLOW AUTOHALT MASK
                                                 0x2u
#define MTB FLOW AUTOHALT SHIFT
                                                 1
#define MTB FLOW AUTOHALT WIDTH
#define MTB FLOW AUTOHALT(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW AUTOHALT SHIFT))&MTB FLOW AUTOHALT
#define MTB FLOW WATERMARK MASK
                                                 0xFFFFFFF8u
#define MTB FLOW WATERMARK SHIFT
#define MTB FLOW WATERMARK WIDTH
                                                 29
#define MTB FLOW WATERMARK(x)
(((uint32 t)(((uint32 t)(x))<<MTB FLOW WATERMARK SHIFT))&MTB FLOW WATERMA
RK MASK)
/* BASE Bit Fields */
#define MTB BASE BASEADDR MASK
                                                 0xFFFFFFFFu
#define MTB BASE BASEADDR SHIFT
#define MTB BASE BASEADDR WIDTH
#define MTB BASE BASEADDR(x)
(((uint32 t)(((uint32 t)(x))<<MTB BASE BASEADDR SHIFT))&MTB BASE BASEADDR
MASK)
/* MODECTRL Bit Fields */
#define MTB MODECTRL MODECTRL MASK
                                                0xffffffffu
#define MTB MODECTRL MODECTRL SHIFT
                                                 Ω
#define MTB MODECTRL MODECTRL WIDTH
#define MTB MODECTRL MODECTRL(x)
(((uint32 t) (((uint32 t)(x)) << MTB MODECTRL MODECTRL SHIFT)) & MTB MODECTRL
MODECTRL MASK)
/* TAGSET Bit Fields */
#define MTB_TAGSET_TAGSET_MASK
                                                 0xFFFFFFFFu
#define MTB_TAGSET_TAGSET_SHIFT
#define MTB_TAGSET_TAGSET_WIDTH
                                                 32
#define MTB TAGSET TAGSET(x)
(((uint32 t)(((uint32 t)(x))<<MTB TAGSET TAGSET SHIFT))&MTB TAGSET TAGSET
MASK)
/* TAGCLEAR Bit Fields */
#define MTB TAGCLEAR TAGCLEAR MASK
                                                0xffffffffu
#define MTB_TAGCLEAR_TAGCLEAR_SHIFT
#define MTB_TAGCLEAR_TAGCLEAR_WIDTH
                                                 32
#define MTB TAGCLEAR TAGCLEAR(x)
(((uint32 t)(((uint32 t)(x))<<MTB TAGCLEAR TAGCLEAR SHIFT))&MTB TAGCLEAR
TAGCLEAR MASK)
/* LOCKACCESS Bit Fields */
#define MTB LOCKACCESS LOCKACCESS MASK
                                                0xFFFFFFFFu
#define MTB LOCKACCESS LOCKACCESS SHIFT
#define MTB LOCKACCESS LOCKACCESS WIDTH
                                                 32
#define MTB_LOCKACCESS_LOCKACCESS(x)
(((uint32_t)(((uint32_t)(x)) << MTB LOCKACCESS LOCKACCESS SHIFT)) & MTB LOCKA
CCESS LOCKACCESS MASK)
/* LOCKSTAT Bit Fields */
#define MTB LOCKSTAT LOCKSTAT MASK
                                                0xFFFFFFFFu
#define MTB LOCKSTAT LOCKSTAT SHIFT
#define MTB LOCKSTAT LOCKSTAT WIDTH
                                                 32
```

```
#define MTB LOCKSTAT LOCKSTAT(x)
(((uint32 t)(((uint32 t)(x))<<MTB LOCKSTAT LOCKSTAT SHIFT))&MTB LOCKSTAT
LOCKSTAT MASK)
/* AUTHSTAT Bit Fields */
#define MTB AUTHSTAT BITO MASK
                                                  0x1u
#define MTB AUTHSTAT BITO SHIFT
                                                  \cap
#define MTB AUTHSTAT BITO WIDTH
                                                  1
#define MTB AUTHSTAT BITO(x)
(((uint32_t)(((uint32_t)(x)) << MTB AUTHSTAT BITO SHIFT)) &MTB AUTHSTAT BITO
MASK)
#define MTB AUTHSTAT BIT1 MASK
                                                  0x2u
#define MTB AUTHSTAT BIT1 SHIFT
                                                  1
#define MTB AUTHSTAT BIT1 WIDTH
#define MTB AUTHSTAT BIT1(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT1 SHIFT))&MTB AUTHSTAT BIT1
MASK)
#define MTB AUTHSTAT BIT2 MASK
                                                 0x4u
#define MTB AUTHSTAT BIT2 SHIFT
                                                  2
#define MTB AUTHSTAT BIT2 WIDTH
#define MTB AUTHSTAT BIT2(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT2 SHIFT))&MTB AUTHSTAT BIT2
MASK)
#define MTB AUTHSTAT BIT3 MASK
                                                  0x8u
#define MTB AUTHSTAT BIT3 SHIFT
                                                  3
#define MTB AUTHSTAT BIT3 WIDTH
#define MTB AUTHSTAT BIT3(x)
(((uint32 t)(((uint32 t)(x))<<MTB AUTHSTAT BIT3 SHIFT))&MTB AUTHSTAT BIT3
MASK)
/* DEVICEARCH Bit Fields */
#define MTB DEVICEARCH DEVICEARCH MASK
                                                0xffffffffu
#define MTB_DEVICEARCH_DEVICEARCH_SHIFT
                                                 Ω
#define MTB DEVICEARCH DEVICEARCH WIDTH
                                                  32
#define MTB DEVICEARCH DEVICEARCH(x)
(((uint32 t)(((uint32 t)(x)) << MTB DEVICEARCH DEVICEARCH SHIFT)) & MTB DEVIC
EARCH DEVICEARCH MASK)
/* DEVICECFG Bit Fields */
#define MTB DEVICECFG DEVICECFG MASK
                                                 0xFFFFFFFFu
#define MTB_DEVICECFG_DEVICECFG_SHIFT
#define MTB DEVICECFG DEVICECFG WIDTH
                                                  32
#define MTB DEVICECFG DEVICECFG(x)
(((uint32 t)(((uint32 t)(x)) << MTB DEVICECFG DEVICECFG SHIFT)) & MTB DEVICEC
FG DEVICECFG MASK)
/* DEVICETYPID Bit Fields */
#define MTB DEVICETYPID DEVICETYPID MASK
                                                0xFFFFFFFFu
#define MTB_DEVICETYPID_DEVICETYPID_SHIFT
#define MTB_DEVICETYPID_DEVICETYPID_WIDTH
                                                  32
#define MTB DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTB DEVICETYPID DEVICETYPID SHIFT))&MTB DEV
ICETYPID DEVICETYPID MASK)
/* PERIPHID Bit Fields */
#define MTB PERIPHID PERIPHID MASK
                                                (177777777X)
#define MTB PERIPHID PERIPHID SHIFT
#define MTB PERIPHID PERIPHID WIDTH
                                                  32
#define MTB PERIPHID PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<MTB PERIPHID PERIPHID SHIFT))&MTB PERIPHID
PERIPHID MASK)
/* COMPID Bit Fields */
#define MTB COMPID COMPID MASK
                                                  0xFFFFFFFFu
#define MTB COMPID COMPID SHIFT
#define MTB COMPID COMPID WIDTH
                                                  32
```

```
#define MTB COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x))<<MTB COMPID COMPID SHIFT))&MTB COMPID COMPID
_MASK)
/*!
 * @ }
 */ /* end of group MTB Register_Masks */
/* MTB - Peripheral instance base addresses */
/** Peripheral MTB base address */
#define MTB BASE
                                                   (0xF0000000u)
/** Peripheral MTB base pointer */
#define MTB
                                                   ((MTB Type *)MTB BASE)
#define MTB BASE PTR
/** Array initializer of MTB peripheral base addresses */
#define MTB BASE ADDRS
                                                  { MTB BASE }
/** Array initializer of MTB peripheral base pointers */
#define MTB BASE PTRS
                                                  { MTB }
   -- MTB - Register accessor macros
---- */
* @addtogroup MTB Register Accessor Macros MTB - Register accessor
macros
* @ {
 */
/* MTB - Register instance definitions */
/* MTB */
#define MTB POSITION
                                                   MTB POSITION REG(MTB)
#define MTB MASTER
                                                   MTB MASTER REG (MTB)
#define MTB FLOW
                                                   MTB FLOW REG (MTB)
                                                  MTB BASE REG (MTB)
#define MTB BASEr
#define MTB MODECTRL
                                                  MTB MODECTRL REG(MTB)
#define MTB TAGSET
                                                  MTB TAGSET REG (MTB)
#define MTB TAGCLEAR
                                                  MTB TAGCLEAR REG (MTB)
#define MTB LOCKACCESS
                                                  MTB LOCKACCESS REG (MTB)
#define MTB LOCKSTAT
                                                  MTB LOCKSTAT REG (MTB)
                                                   MTB AUTHSTAT REG (MTB)
#define MTB AUTHSTAT
#define MTB_DEVICEARCH
                                                   MTB DEVICEARCH REG(MTB)
#define MTB DEVICECFG
                                                   MTB DEVICECFG REG(MTB)
                                                   MTB DEVICETYPID REG(MTB)
#define MTB DEVICETYPID
#define MTB PERIPHID4
                                                   MTB PERIPHID REG(MTB, 0)
#define MTB PERIPHID5
                                                   MTB PERIPHID REG (MTB, 1)
#define MTB PERIPHID6
                                                   MTB PERIPHID REG(MTB, 2)
#define MTB PERIPHID7
                                                   MTB PERIPHID REG (MTB, 3)
                                                   MTB PERIPHID REG (MTB, 4)
#define MTB PERIPHID0
#define MTB PERIPHID1
                                                   MTB_PERIPHID_REG(MTB,5)
#define MTB PERIPHID2
                                                   MTB PERIPHID REG(MTB, 6)
#define MTB PERIPHID3
                                                   MTB PERIPHID REG (MTB, 7)
#define MTB COMPID0
                                                   MTB COMPID REG(MTB, 0)
#define MTB COMPID1
                                                   MTB COMPID REG(MTB, 1)
                                                   MTB COMPID REG(MTB, 2)
#define MTB COMPID2
#define MTB COMPID3
                                                   MTB COMPID REG(MTB, 3)
```

```
/* MTB - Register array accessors */
#define MTB PERIPHID(index)
MTB PERIPHID REG(MTB, index)
#define MTB COMPID(index)
MTB COMPID REG(MTB, index)
/*!
 * @ }
 */ /* end of group MTB Register Accessor Macros */
/*!
* @}
 */ /* end of group MTB Peripheral Access Layer */
   -- MTBDWT Peripheral Access Layer
_____ */
/*!
 * @addtogroup MTBDWT Peripheral Access Layer MTBDWT Peripheral Access
Layer
* @ {
 */
/** MTBDWT - Register Layout Typedef */
typedef struct {
                                                   /**< MTB DWT Control
 I uint32 t CTRL;
Register, offset: 0x0 */
     uint8 t RESERVED 0[28];
                                                   /* offset: 0x20, array
  struct {
step: 0x10 */
    __IO uint32_t COMP;
                                                      /**< MTB DWT
Comparator Register, array offset: 0x20, array step: 0x10 */
                                                      /**< MTB_DWT
    IO uint32 t MASK;
Comparator Mask Register, array offset: 0x24, array step: 0x\overline{10} */
   IO uint32 t FCT;
                                                     /**< MTB DWT
Comparator Function Register 0..MTB DWT Comparator Function Register 1,
array offset: 0x28, array step: 0x10 */
         uint8 t RESERVED 0[4];
  } COMPARATOR[2];
       uint8_t RESERVED_1[448];
    IO uint32_t TBCTRL;
                                                   /**< MTB DWT Trace
Buffer Control Register, offset: 0x200 */
      uint8 t RESERVED 2[3524];
   I uint32 t DEVICECFG;
                                                   /**< Device
Configuration Register, offset: 0xFC8 */
  I uint32 t DEVICETYPID;
                                                    /**< Device Type
Identifier Register, offset: 0xFCC */
  I uint32 t PERIPHID[8];
                                                    /**< Peripheral ID
Register, array offset: 0xFD0, array step: 0x4 */
                                                    /**< Component ID
 I uint32 t COMPID[4];
Register, array offset: 0xFF0, array step: 0x4 */
} MTBDWT Type, *MTBDWT MemMapPtr;
```

```
-- MTBDWT - Register accessor macros
---- */
/*!
 * @addtogroup MTBDWT Register Accessor Macros MTBDWT - Register accessor
macros
* @{
 * /
/* MTBDWT - Register accessors */
#define MTBDWT CTRL REG(base)
                                                ((base)->CTRL)
#define MTBDWT COMP REG(base,index)
                                                 ((base)-
>COMPARATOR[index].COMP)
#define MTBDWT COMP COUNT
#define MTBDWT MASK REG(base, index)
                                                 ((base)-
>COMPARATOR[index].MASK)
#define MTBDWT MASK COUNT
#define MTBDWT FCT REG(base,index)
                                                 ((base)-
>COMPARATOR[index].FCT)
#define MTBDWT FCT COUNT
#define MTBDWT TBCTRL REG(base)
                                                ((base)->TBCTRL)
#define MTBDWT DEVICECFG REG(base)
                                                 ((base)->DEVICECFG)
#define MTBDWT DEVICETYPID REG(base)
                                                 ((base)->DEVICETYPID)
#define MTBDWT PERIPHID REG(base, index)
                                                ((base)-
>PERIPHID[index])
#define MTBDWT PERIPHID COUNT
#define MTBDWT COMPID REG(base, index)
                                                 ((base) ->COMPID[index])
#define MTBDWT COMPID COUNT
/*!
* @ }
 */ /* end of group MTBDWT Register Accessor Macros */
_____
  -- MTBDWT Register Masks
---- */
 * @addtogroup MTBDWT Register Masks MTBDWT Register Masks
 * @ {
 * /
/* CTRL Bit Fields */
#define MTBDWT CTRL DWTCFGCTRL MASK
                                               0xFFFFFFFu
#define MTBDWT CTRL DWTCFGCTRL SHIFT
#define MTBDWT_CTRL_DWTCFGCTRL_WIDTH
                                                28
#define MTBDWT_CTRL_DWTCFGCTRL(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL DWTCFGCTRL SHIFT))&MTBDWT CTRL
DWTCFGCTRL MASK)
                                                0xF0000000u
#define MTBDWT CTRL NUMCMP MASK
#define MTBDWT CTRL NUMCMP SHIFT
                                                28
#define MTBDWT CTRL NUMCMP WIDTH
```

```
#define MTBDWT CTRL NUMCMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT CTRL NUMCMP SHIFT))&MTBDWT CTRL NUMC
MP MASK)
/* COMP Bit Fields */
#define MTBDWT COMP COMP MASK
                                                 0×FFFFFFFF11
#define MTBDWT COMP COMP SHIFT
#define MTBDWT COMP COMP WIDTH
                                                  32
#define MTBDWT COMP COMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT COMP COMP SHIFT))&MTBDWT COMP COMP M
ASK)
/* MASK Bit Fields */
#define MTBDWT MASK MASK MASK
                                                  0x1Fu
#define MTBDWT MASK MASK SHIFT
#define MTBDWT MASK MASK WIDTH
#define MTBDWT MASK MASK(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT MASK MASK SHIFT))&MTBDWT MASK MASK M
ASK)
/* FCT Bit Fields */
#define MTBDWT FCT FUNCTION MASK
                                                  0×F11
#define MTBDWT FCT FUNCTION SHIFT
#define MTBDWT FCT FUNCTION WIDTH
#define MTBDWT FCT FUNCTION(x)
(((uint32_t)(((uint32_t)(x))<<MTBDWT FCT FUNCTION SHIFT))&MTBDWT FCT FUNC
TION MASK)
#define MTBDWT FCT DATAVMATCH MASK
                                                 0x100u
#define MTBDWT FCT DATAVMATCH SHIFT
#define MTBDWT FCT DATAVMATCH WIDTH
                                                  1
#define MTBDWT FCT DATAVMATCH(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVMATCH SHIFT))&MTBDWT FCT DA
TAVMATCH MASK)
#define MTBDWT FCT DATAVSIZE MASK
                                                  0xC00u
#define MTBDWT FCT DATAVSIZE SHIFT
                                                  10
#define MTBDWT FCT DATAVSIZE WIDTH
#define MTBDWT FCT DATAVSIZE(x)
(((uint32 t)(((uint32 t)(x)) << MTBDWT FCT DATAVSIZE SHIFT)) & MTBDWT FCT DAT
AVSIZE MASK)
#define MTBDWT FCT DATAVADDRO MASK
                                                  0xF000u
#define MTBDWT_FCT_DATAVADDR0_SHIFT
                                                  12
#define MTBDWT FCT DATAVADDRO WIDTH
#define MTBDWT FCT DATAVADDR0(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT DATAVADDRO SHIFT))&MTBDWT FCT DA
TAVADDRO MASK)
#define MTBDWT FCT MATCHED MASK
                                                  0x1000000u
#define MTBDWT FCT MATCHED SHIFT
                                                  2.4
#define MTBDWT_FCT_MATCHED_WIDTH
#define MTBDWT FCT MATCHED(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT FCT MATCHED SHIFT))&MTBDWT FCT MATCH
ED MASK)
/* TBCTRL Bit Fields */
#define MTBDWT TBCTRL ACOMPO MASK
                                                  0x1u
#define MTBDWT TBCTRL ACOMPO SHIFT
#define MTBDWT TBCTRL ACOMPO WIDTH
#define MTBDWT TBCTRL ACOMPO(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL ACOMPO SHIFT))&MTBDWT TBCTRL
ACOMPO MASK)
#define MTBDWT TBCTRL ACOMP1 MASK
                                                  0×211
#define MTBDWT TBCTRL ACOMP1 SHIFT
                                                  1
#define MTBDWT TBCTRL ACOMP1 WIDTH
```

```
#define MTBDWT TBCTRL ACOMP1(x)
(((uint32 t)(((uint32 t)(x)) << MTBDWT TBCTRL ACOMP1 SHIFT)) & MTBDWT TBCTRL
ACOMP1 MASK)
#define MTBDWT_TBCTRL_NUMCOMP_MASK
                                                0xF0000000u
#define MTBDWT TBCTRL NUMCOMP SHIFT
                                                28
#define MTBDWT TBCTRL NUMCOMP WIDTH
#define MTBDWT TBCTRL NUMCOMP(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT TBCTRL NUMCOMP SHIFT))&MTBDWT TBCTRL
NUMCOMP MASK)
/* DEVICECFG Bit Fields */
#define MTBDWT DEVICECFG DEVICECFG MASK
                                               0xFFFFFFFFu
#define MTBDWT DEVICECFG DEVICECFG SHIFT
#define MTBDWT DEVICECFG DEVICECFG WIDTH
#define MTBDWT DEVICECFG DEVICECFG(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICECFG DEVICECFG SHIFT))&MTBDWT D
EVICECFG DEVICECFG MASK)
/* DEVICETYPID Bit Fields */
#define MTBDWT DEVICETYPID DEVICETYPID MASK
                                               0xFFFFFFFFu
#define MTBDWT DEVICETYPID DEVICETYPID SHIFT
#define MTBDWT DEVICETYPID DEVICETYPID WIDTH
                                                32
#define MTBDWT DEVICETYPID DEVICETYPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT DEVICETYPID DEVICETYPID SHIFT))&MTBD
WT DEVICETYPID DEVICETYPID MASK)
/* PERIPHID Bit Fields */
#define MTBDWT PERIPHID PERIPHID MASK
                                               0xFFFFFFFFu
#define MTBDWT_PERIPHID_PERIPHID_SHIFT
#define MTBDWT PERIPHID PERIPHID WIDTH
#define MTBDWT PERIPHID PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT PERIPHID PERIPHID SHIFT))&MTBDWT PER
IPHID PERIPHID MASK)
/* COMPID Bit Fields */
#define MTBDWT COMPID COMPID MASK
                                               0xFFFFFFFFu
#define MTBDWT COMPID COMPID SHIFT
#define MTBDWT COMPID COMPID WIDTH
#define MTBDWT COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x))<<MTBDWT COMPID COMPID SHIFT))&MTBDWT COMPID
COMPID MASK)
/*!
 * @ }
 */ /* end of group MTBDWT Register Masks */
/* MTBDWT - Peripheral instance base addresses */
/** Peripheral MTBDWT base address */
#define MTBDWT_BASE
                                                (0xF0001000u)
/** Peripheral MTBDWT base pointer */
#define MTBDWT
                                                ((MTBDWT Type
*)MTBDWT BASE)
#define MTBDWT BASE PTR
                                                 (MTBDWT)
/** Array initializer of MTBDWT peripheral base addresses */
#define MTBDWT BASE ADDRS
                                                { MTBDWT BASE }
/** Array initializer of MTBDWT peripheral base pointers */
#define MTBDWT BASE PTRS
                                                { MTBDWT }
_____
  -- MTBDWT - Register accessor macros
____ */
```

```
* @addtogroup MTBDWT Register Accessor Macros MTBDWT - Register accessor
macros
* @ {
*/
/* MTBDWT - Register instance definitions */
/* MTBDWT */
#define MTBDWT CTRL
                                                   MTBDWT CTRL REG (MTBDWT)
#define MTBDWT COMPO
MTBDWT COMP REG (MTBDWT, 0)
#define MTBDWT MASK0
MTBDWT MASK REG (MTBDWT, 0)
#define MTBDWT FCT0
                                                   MTBDWT FCT REG (MTBDWT, 0)
#define MTBDWT COMP1
MTBDWT COMP \overline{REG} (MTBDWT, 1)
#define MTBDWT MASK1
MTBDWT MASK REG (MTBDWT, 1)
#define MTBDWT FCT1
                                                   MTBDWT FCT REG(MTBDWT, 1)
#define MTBDWT TBCTRL
MTBDWT TBCTRL REG (MTBDWT)
#define MTBDWT DEVICECFG
MTBDWT DEVICECFG REG(MTBDWT)
#define MTBDWT DEVICETYPID
MTBDWT DEVICETYPID REG(MTBDWT)
#define MTBDWT PERIPHID4
MTBDWT PERIPHID REG (MTBDWT, 0)
#define MTBDWT PERIPHID5
MTBDWT PERIPHID REG(MTBDWT, 1)
#define MTBDWT PERIPHID6
MTBDWT PERIPHID REG(MTBDWT, 2)
#define MTBDWT PERIPHID7
MTBDWT PERIPHID REG(MTBDWT, 3)
#define MTBDWT PERIPHID0
MTBDWT PERIPHID REG (MTBDWT, 4)
#define MTBDWT_PERIPHID1
MTBDWT PERIPHID REG(MTBDWT, 5)
#define MTBDWT PERIPHID2
MTBDWT PERIPHID REG (MTBDWT, 6)
#define MTBDWT PERIPHID3
MTBDWT PERIPHID REG(MTBDWT,7)
#define MTBDWT COMPIDO
MTBDWT COMPID REG(MTBDWT, 0)
#define MTBDWT COMPID1
MTBDWT COMPID REG(MTBDWT, 1)
#define MTBDWT COMPID2
MTBDWT COMPID REG (MTBDWT, 2)
#define MTBDWT COMPID3
MTBDWT COMPID REG(MTBDWT, 3)
/* MTBDWT - Register array accessors */
#define MTBDWT COMP(index)
MTBDWT COMP REG (MTBDWT, index)
#define MTBDWT MASK(index)
MTBDWT MASK REG(MTBDWT, index)
#define MTBDWT FCT(index)
MTBDWT FCT REG(MTBDWT, index)
```

```
#define MTBDWT PERIPHID(index)
MTBDWT PERIPHID REG(MTBDWT, index)
#define MTBDWT COMPID(index)
MTBDWT COMPID REG(MTBDWT, index)
/*!
* @ }
*/ /* end of group MTBDWT Register Accessor Macros */
/*!
* @ }
 */ /* end of group MTBDWT Peripheral Access Layer */
/* -----
  -- NV Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup NV Peripheral Access Layer NV Peripheral Access Layer
* @ {
*/
/** NV - Register Layout Typedef */
typedef struct {
 I uint8 t BACKKEY3;
                                             /**< Backdoor
Comparison Key 3., offset: 0x0 */
                                             /**< Backdoor
  I uint8 t BACKKEY2;
Comparison Key 2., offset: 0x1 */
  I uint8 t BACKKEY1;
                                             /**< Backdoor
Comparison Key 1., offset: 0x2 */
                                             /**< Backdoor
  I uint8 t BACKKEY0;
Comparison Key 0., offset: 0x3 */
  __I uint8_t BACKKEY7;
                                             /**< Backdoor
Comparison Key 7., offset: 0x4 */
  __I uint8 t BACKKEY6;
                                             /**< Backdoor
Comparison Key 6., offset: 0x5 */
                                             /**< Backdoor
 I uint8 t BACKKEY5;
Comparison Key 5., offset: 0x6 */
  I uint8 t BACKKEY4;
                                             /**< Backdoor
Comparison Key 4., offset: 0x7 */
 __I uint8_t FPROT3;
                                             /**< Non-volatile P-
Flash Protection 1 - Low Register, offset: 0x8 */
                                             /**< Non-volatile P-
  I uint8 t FPROT2;
Flash Protection 1 - High Register, offset: 0x9 */
  I uint8 t FPROT1;
                                             /**< Non-volatile P-
Flash Protection 0 - Low Register, offset: 0xA */
  I uint8 t FPROT0;
                                             /**< Non-volatile P-
Flash Protection 0 - High Register, offset: 0xB */
 I uint8 t FSEC;
                                             /**< Non-volatile
Flash Security Register, offset: 0xC */
                                             /**< Non-volatile
  I uint8 t FOPT;
Flash Option Register, offset: 0xD */
} NV Type, *NV MemMapPtr;
/* -----
_____
```

```
-- NV - Register accessor macros
---- */
/*!
* @addtogroup NV Register Accessor Macros NV - Register accessor macros
* @ {
*/
/* NV - Register accessors */
#define NV BACKKEY3 REG(base)
                                              ((base)->BACKKEY3)
#define NV BACKKEY2 REG(base)
                                               ((base)->BACKKEY2)
#define NV BACKKEY1 REG(base)
                                               ((base)->BACKKEY1)
#define NV BACKKEY0 REG(base)
                                               ((base)->BACKKEY0)
#define NV BACKKEY7 REG(base)
                                               ((base)->BACKKEY7)
#define NV BACKKEY6 REG(base)
                                               ((base) ->BACKKEY6)
#define NV BACKKEY5 REG(base)
                                               ((base)->BACKKEY5)
#define NV BACKKEY4 REG(base)
                                               ((base)->BACKKEY4)
#define NV FPROT3 REG(base)
                                               ((base)->FPROT3)
#define NV_FPROT2_REG(base)
                                               ((base)->FPROT2)
#define NV FPROT1 REG(base)
                                               ((base)->FPROT1)
#define NV FPROTO REG(base)
                                               ((base)->FPROT0)
#define NV FSEC REG(base)
                                               ((base)->FSEC)
#define NV FOPT REG(base)
                                               ((base)->FOPT)
/*!
* @ }
^{\star}/ /* end of group NV Register Accessor Macros ^{\star}/
/* -----
_____
  -- NV Register Masks
  ______
---- */
* @addtogroup NV Register Masks NV Register Masks
* @ {
*/
/* BACKKEY3 Bit Fields */
#define NV_BACKKEY3_KEY_MASK
                                              0xFFu
#define NV_BACKKEY3_KEY_SHIFT
#define NV_BACKKEY3_KEY_WIDTH
#define NV BACKKEY3 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY3 KEY SHIFT)) &NV BACKKEY3 KEY MASK)
/* BACKKEY2 Bit Fields */
#define NV BACKKEY2 KEY MASK
                                               0xFFu
#define NV_BACKKEY2 KEY SHIFT
                                               0
#define NV BACKKEY2 KEY WIDTH
                                               8
#define NV BACKKEY2 KEY(x)
(((uint8_t)(((uint8_t)(x))<<NV_BACKKEY2_KEY_SHIFT))&NV_BACKKEY2_KEY_MASK)</pre>
/* BACKKEY1 Bit Fields */
#define NV BACKKEY1 KEY MASK
                                               OxFF11
#define NV BACKKEY1 KEY SHIFT
                                               \cap
#define NV BACKKEY1 KEY WIDTH
#define NV BACKKEY1 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY1 KEY SHIFT)) &NV BACKKEY1 KEY MASK)
```

```
/* BACKKEYO Bit Fields */
#define NV BACKKEY0 KEY MASK
                                                   0xFFu
#define NV BACKKEY0_KEY_SHIFT
#define NV_BACKKEY0_KEY_WIDTH
#define NV BACKKEY0 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY0 KEY SHIFT))&NV BACKKEY0 KEY MASK)
/* BACKKEY7 Bit Fields */
#define NV BACKKEY7 KEY MASK
                                                   0xFFu
#define NV BACKKEY7 KEY SHIFT
                                                   0
#define NV BACKKEY7 KEY WIDTH
                                                   8
#define NV BACKKEY7 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY7 KEY SHIFT)) &NV BACKKEY7 KEY MASK)
/* BACKKEY6 Bit Fields */
#define NV BACKKEY6 KEY MASK
                                                   0xFFu
#define NV BACKKEY6 KEY SHIFT
                                                   \cap
#define NV BACKKEY6 KEY WIDTH
                                                   8
#define NV BACKKEY6_KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY6 KEY SHIFT))&NV BACKKEY6 KEY MASK)
/* BACKKEY5 Bit Fields */
#define NV BACKKEY5 KEY MASK
                                                   0xFFu
#define NV BACKKEY5 KEY SHIFT
                                                   \cap
#define NV BACKKEY5 KEY WIDTH
                                                   8
#define NV BACKKEY5 KEY(x)
(((uint8 t)(((uint8 t)(x))<<NV BACKKEY5 KEY SHIFT))&NV_BACKKEY5_KEY_MASK)
/* BACKKEY4 Bit Fields */
#define NV BACKKEY4 KEY MASK
                                                   0×FF11
#define NV BACKKEY4 KEY SHIFT
                                                   \cap
#define NV BACKKEY4 KEY WIDTH
                                                   8
#define NV BACKKEY4 KEY(x)
(((uint8 t)(((uint8 t)(x)) << NV BACKKEY4 KEY SHIFT)) &NV BACKKEY4 KEY MASK)
/* FPROT3 Bit Fields */
#define NV FPROT3 PROT MASK
                                                   0xFFu
#define NV FPROT3 PROT SHIFT
                                                   \cap
#define NV FPROT3 PROT WIDTH
#define NV FPROT3 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT3 PROT SHIFT))&NV FPROT3 PROT MASK)
/* FPROT2 Bit Fields */
#define NV_FPROT2_PROT_MASK
                                                   0xFFu
#define NV FPROT2 PROT SHIFT
                                                   \cap
#define NV FPROT2 PROT WIDTH
                                                   8
#define NV FPROT2 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT2 PROT SHIFT)) &NV FPROT2 PROT MASK)
/* FPROT1 Bit Fields */
#define NV FPROT1 PROT MASK
                                                   0xFFu
#define NV FPROT1 PROT SHIFT
                                                   0
#define NV_FPROT1_PROT_WIDTH
                                                   8
#define NV FPROT1 PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROT1 PROT SHIFT))&NV FPROT1 PROT MASK)
/* FPROTO Bit Fields */
#define NV FPROTO PROT MASK
                                                   0xFFu
#define NV FPROTO PROT SHIFT
                                                   0
#define NV FPROTO PROT WIDTH
                                                   8
#define NV FPROTO PROT(x)
(((uint8 t)(((uint8 t)(x)) << NV FPROTO PROT SHIFT))&NV FPROTO PROT MASK)
/* FSEC Bit Fields */
#define NV FSEC SEC MASK
                                                   0x3u
#define NV FSEC SEC SHIFT
                                                   0
#define NV FSEC SEC WIDTH
                                                   2
#define NV FSEC SEC(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC SEC SHIFT)) &NV FSEC SEC MASK)
```

```
#define NV FSEC FSLACC MASK
                                                  0xCu
#define NV FSEC FSLACC SHIFT
                                                  2
#define NV_FSEC_FSLACC_WIDTH
                                                  2
#define NV_FSEC_FSLACC(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC FSLACC SHIFT)) &NV FSEC FSLACC MASK)
#define NV FSEC MEEN MASK
                                                  0x30u
#define NV FSEC MEEN SHIFT
#define NV FSEC MEEN WIDTH
                                                  2
#define NV FSEC MEEN(x)
(((uint8 t) (((uint8 t)(x)) << NV FSEC MEEN SHIFT)) &NV FSEC MEEN MASK)
#define NV FSEC KEYEN MASK
                                                  0xC0u
#define NV_FSEC_KEYEN_SHIFT
                                                  6
#define NV FSEC KEYEN WIDTH
#define NV FSEC KEYEN(x)
(((uint8 t)(((uint8 t)(x)) << NV FSEC KEYEN SHIFT))&NV FSEC KEYEN MASK)
/* FOPT Bit Fields */
#define NV FOPT LPBOOTO MASK
                                                  0x1u
#define NV FOPT LPBOOTO SHIFT
                                                  0
#define NV FOPT LPBOOTO WIDTH
#define NV FOPT LPBOOTO(x)
(((uint8 t)(((uint8 t)(x))<<NV FOPT LPBOOTO SHIFT))&NV FOPT LPBOOTO MASK)
#define NV FOPT NMI DIS MASK
                                                  0x4u
#define NV_FOPT_NMI_DIS SHIFT
                                                  2
#define NV FOPT NMI DIS WIDTH
                                                  1
#define NV FOPT NMI DIS(x)
(((uint8 t)(((uint8 t)(x))<<NV FOPT NMI DIS SHIFT))&NV FOPT NMI DIS MASK)
#define NV FOPT RESET PIN CFG MASK
                                                  0x8u
#define NV FOPT RESET PIN CFG SHIFT
#define NV FOPT RESET PIN CFG WIDTH
                                                  1
#define NV FOPT RESET PIN CFG(x)
(((uint8 t) (((uint8 t) (x)) << NV FOPT RESET PIN CFG SHIFT)) &NV FOPT RESET P
IN CFG MASK)
#define NV FOPT LPBOOT1 MASK
                                                  0x10u
#define NV FOPT LPBOOT1 SHIFT
#define NV FOPT LPBOOT1 WIDTH
                                                  1
#define NV FOPT LPBOOT1(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT LPBOOT1 SHIFT)) &NV FOPT LPBOOT1 MASK)
#define NV_FOPT_FAST_INIT_MASK
                                                  0x20u
#define NV_FOPT_FAST_INIT_SHIFT
                                                  5
#define NV FOPT FAST INIT WIDTH
                                                  1
#define NV FOPT FAST INIT(x)
(((uint8 t)(((uint8 t)(x)) << NV FOPT FAST INIT SHIFT)) &NV FOPT FAST INIT M
ASK)
/*!
*/ /* end of group NV Register Masks */
/* NV - Peripheral instance base addresses */
/** Peripheral FTFA FlashConfig base address */
#define FTFA FlashConfig BASE
                                                   (0x400u)
/** Peripheral FTFA FlashConfig base pointer */
#define FTFA FlashConfig
                                                   ((NV Type
*)FTFA FlashConfig BASE)
#define FTFA FlashConfig BASE PTR
                                                  (FTFA FlashConfig)
/** Array initializer of NV peripheral base addresses */
#define NV BASE ADDRS
                                                  { FTFA FlashConfig BASE
/** Array initializer of NV peripheral base pointers */
```

```
#define NV BASE PTRS
                                          { FTFA FlashConfig }
  -- NV - Register accessor macros
  ______
---- */
/ * !
 * @addtogroup NV Register Accessor Macros NV - Register accessor macros
 * @ {
 */
/* NV - Register instance definitions */
/* FTFA FlashConfig */
#define NV BACKKEY3
NV BACKKEY3 REG(FTFA FlashConfig)
#define NV BACKKEY2
NV BACKKEY2 REG(FTFA FlashConfig)
#define NV BACKKEY1
NV BACKKEY1 REG(FTFA FlashConfig)
#define NV BACKKEY0
NV BACKKEYO REG(FTFA FlashConfig)
#define NV BACKKEY7
NV BACKKEY7 REG(FTFA_FlashConfig)
#define NV BACKKEY6
NV BACKKEY6 REG(FTFA FlashConfig)
#define NV BACKKEY5
NV BACKKEY5 REG(FTFA FlashConfig)
#define NV BACKKEY4
NV BACKKEY4 REG(FTFA FlashConfig)
#define NV FPROT3
NV FPROT3 REG(FTFA FlashConfig)
#define NV FPROT2
NV FPROT2 REG(FTFA FlashConfig)
#define NV FPROT1
NV_FPROT1_REG(FTFA_FlashConfig)
#define NV FPROT0
NV FPROTO REG(FTFA FlashConfig)
#define NV FSEC
NV FSEC REG(FTFA FlashConfig)
#define NV FOPT
NV FOPT REG (FTFA FlashConfig)
/*!
*/ /* end of group NV Register Accessor Macros */
/*!
* @}
*/ /* end of group NV Peripheral Access Layer */
/* -----
_____
  -- OSC Peripheral Access Layer
  _____
---- */
```

```
* @addtogroup OSC Peripheral Access Layer OSC Peripheral Access Layer
 * @ {
 */
/** OSC - Register Layout Typedef */
typedef struct {
                                               /**< OSC Control
 IO uint8 t CR;
Register, offset: 0x0 */
} OSC Type, *OSC MemMapPtr;
/* -----
_____
  -- OSC - Register accessor macros
---- */
/*!
* @addtogroup OSC Register Accessor Macros OSC - Register accessor
macros
* @ {
*/
/* OSC - Register accessors */
#define OSC_CR_REG(base)
                                              ((base) ->CR)
/*!
* @ }
 ^{*}/ /* end of group OSC Register Accessor Macros ^{*}/
/* -----
  -- OSC Register Masks
---- */
 * @addtogroup OSC Register Masks OSC Register Masks
 * @ {
 * /
/* CR Bit Fields */
#define OSC_CR_SC16P_MASK
                                             0x1u
#define OSC_CR_SC16P_SHIFT
                                             \cap
#define OSC CR SC16P WIDTH
\#define OSC CR SC16P(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR SC16P SHIFT)) &OSC CR SC16P MASK)
#define OSC CR SC8P MASK
                                             0x2u
#define OSC CR SC8P SHIFT
                                             1
#define OSC_CR_SC8P_WIDTH
                                             1
#define OSC_CR_SC8P(x)
(((uint8_t) (((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) &OSC_CR_SC8P_MASK)
#define OSC CR SC4P MASK
                                             0x4u
                                             2
#define OSC CR SC4P SHIFT
#define OSC CR SC4P WIDTH
#define OSC CR SC4P(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR SC4P SHIFT)) &OSC CR SC4P MASK)
```

```
#define OSC CR SC2P MASK
                                              0x8u
#define OSC CR SC2P SHIFT
                                              3
#define OSC_CR_SC2P_WIDTH
                                              1
#define OSC_CR_SC2P(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR SC2P SHIFT))&OSC CR SC2P MASK)
#define OSC CR EREFSTEN MASK
                                              0x20u
#define OSC CR EREFSTEN SHIFT
#define OSC CR EREFSTEN WIDTH
                                              1
#define OSC CR EREFSTEN(x)
(((uint8 t) (((uint8 t) (x)) <<OSC CR EREFSTEN SHIFT)) &OSC CR EREFSTEN MASK)
#define OSC CR ERCLKEN MASK
                                              0 \times 8011
#define OSC_CR_ERCLKEN_SHIFT
                                              7
#define OSC_CR_ERCLKEN_WIDTH
                                              1
#define OSC_CR_ERCLKEN(x)
(((uint8 t)(((uint8 t)(x)) << OSC CR ERCLKEN SHIFT)) &OSC CR ERCLKEN MASK)
/*!
* @ }
*/ /* end of group OSC Register Masks */
/* OSC - Peripheral instance base addresses */
/** Peripheral OSCO base address */
#define OSC0 BASE
                                              (0x40065000u)
/** Peripheral OSCO base pointer */
#define OSC0
                                              ((OSC Type *)OSC0 BASE)
#define OSCO BASE PTR
                                              (OSCO)
/** Array initializer of OSC peripheral base addresses */
#define OSC BASE ADDRS
                                              { OSCO BASE }
/** Array initializer of OSC peripheral base pointers */
#define OSC BASE PTRS
                                              { OSCO }
/* -----
  -- OSC - Register accessor macros
  ______
---- */
/*!
* @addtogroup OSC Register Accessor Macros OSC - Register accessor
macros
* @ {
* /
/* OSC - Register instance definitions */
/* OSC0 */
#define OSC0 CR
                                             OSC CR REG(OSCO)
/ * !
 * @ }
*/ /* end of group OSC Register Accessor Macros */
/*!
* @ }
*/ /* end of group OSC Peripheral Access Layer */
```

```
-- PIT Peripheral Access Layer
  ______
---- */
/*!
 * @addtogroup PIT Peripheral Access Layer PIT Peripheral Access Layer
 */
/** PIT - Register Layout Typedef */
typedef struct {
                                               /**< PIT Module
 IO uint32 t MCR;
Control Register, offset: 0x0 */
     uint8 t RESERVED 0[220];
   I uint32 t LTMR64H;
                                               /**< PIT Upper
Lifetime Timer Register, offset: 0xE0 */
  I uint32 t LTMR64L;
                                              /**< PIT Lower
Lifetime Timer Register, offset: 0xE4 */
     uint8 t RESERVED 1[24];
                                               /* offset: 0x100,
 struct {
array step: 0x10 */
   __IO uint32 t LDVAL;
                                                 /**< Timer Load
Value Register, array offset: 0x100, array step: 0x10 */
  I uint32 t CVAL;
                                                 /**< Current Timer
Value Register, array offset: 0x104, array step: 0x10 */
   IO uint32 t TCTRL;
                                                 /**< Timer Control
Register, array offset: 0x108, array step: 0x10 */
                                                 /**< Timer Flag
    IO uint32 t TFLG;
Register, array offset: 0x10C, array step: 0x10 */
 } CHANNEL[2];
} PIT Type, *PIT MemMapPtr;
/* -----
  -- PIT - Register accessor macros
---- */
/*!
* @addtogroup PIT Register Accessor Macros PIT - Register accessor
macros
* @{
*/
/* PIT - Register accessors */
#define PIT MCR REG(base)
                                             ((base)->MCR)
#define PIT LTMR64H REG(base)
                                             ((base)->LTMR64H)
#define PIT_LTMR64L_REG(base)
                                             ((base)->LTMR64L)
#define PIT LDVAL REG(base, index)
                                             ((base)-
>CHANNEL[index].LDVAL)
#define PIT_LDVAL_COUNT
#define PIT CVAL REG(base,index)
                                             ((base)-
>CHANNEL[index].CVAL)
#define PIT CVAL COUNT
#define PIT TCTRL REG(base,index)
                                             ((base) -
>CHANNEL[index].TCTRL)
#define PIT TCTRL COUNT
```

```
#define PIT TFLG REG(base, index)
                                               ((base)-
>CHANNEL[index].TFLG)
#define PIT TFLG COUNT
/*!
 * @ }
 */ /* end of group PIT Register Accessor Macros */
/* -----
   -- PIT Register Masks
---- */
/*!
 * @addtogroup PIT Register Masks PIT Register Masks
*/
/* MCR Bit Fields */
#define PIT MCR FRZ MASK
                                                0x1u
#define PIT_MCR_FRZ_SHIFT
                                                \cap
#define PIT MCR FRZ WIDTH
#define PIT MCR FRZ(x)
(((uint32 t)(((uint32 t)(x))<<PIT MCR FRZ SHIFT))&PIT MCR FRZ MASK)
#define PIT MCR MDIS MASK
                                                0x2u
#define PIT MCR MDIS SHIFT
#define PIT MCR MDIS WIDTH
                                                 1
#define PIT MCR MDIS(x)
(((uint32_t)(((uint32_t)(x))<<PIT MCR MDIS SHIFT))&PIT MCR MDIS MASK)
/* LTMR64H Bit Fields */
#define PIT LTMR64H LTH MASK
                                                0xFFFFFFFFu
#define PIT LTMR64H LTH SHIFT
#define PIT LTMR64H LTH WIDTH
                                                 32
#define PIT LTMR64H LTH(x)
(((uint32 t)(((uint32 t)(x)) \le PIT LTMR64H LTH SHIFT)) \& PIT LTMR64H LTH MAS)
K)
/* LTMR64L Bit Fields */
#define PIT LTMR64L LTL MASK
                                                0xFFFFFFFFu
#define PIT LTMR64L LTL SHIFT
#define PIT LTMR64L LTL WIDTH
                                                32
#define PIT LTMR64L LTL(x)
(((uint32 t)(((uint32 t)(x))<<PIT LTMR64L LTL SHIFT))&PIT LTMR64L LTL MAS
/* LDVAL Bit Fields */
#define PIT LDVAL TSV MASK
                                                0xFFFFFFFFu
#define PIT LDVAL TSV SHIFT
                                                 \cap
#define PIT LDVAL TSV WIDTH
                                                 32
#define PIT LDVAL TSV(x)
(((uint32 t)(((uint32 t)(x)) << PIT LDVAL TSV SHIFT))&PIT LDVAL TSV MASK)
/* CVAL Bit Fields */
#define PIT CVAL TVL MASK
                                                0xFFFFFFFFu
#define PIT_CVAL_TVL_SHIFT
#define PIT_CVAL_TVL_WIDTH
                                                 32
#define PIT CVAL TVL(x)
(((uint32 t)(((uint32 t)(x))<<PIT CVAL TVL SHIFT))&PIT CVAL TVL MASK)
/* TCTRL Bit Fields */
#define PIT TCTRL TEN MASK
                                                0x1u
#define PIT TCTRL TEN SHIFT
                                                 0
```

```
#define PIT TCTRL TEN WIDTH
                                               1
#define PIT TCTRL TEN(x)
(((uint32_t)(((uint32_t)(x))<<PIT_TCTRL_TEN_SHIFT))&PIT_TCTRL_TEN_MASK)
#define PIT_TCTRL_TIE_MASK
                                               0x2u
#define PIT TCTRL TIE SHIFT
#define PIT TCTRL TIE WIDTH
#define PIT TCTRL TIE(x)
(((uint32 t)(((uint32 t)(x)) << PIT TCTRL TIE SHIFT))&PIT TCTRL TIE MASK)
#define PIT TCTRL CHN MASK
                                               0x4u
#define PIT_TCTRL_CHN_SHIFT #define PIT_TCTRL_CHN_WIDTH
                                               1
#define PIT TCTRL CHN(x)
(((uint32 t)(((uint32 t)(x)) << PIT TCTRL CHN SHIFT))&PIT TCTRL CHN MASK)
/* TFLG Bit Fields */
#define PIT TFLG TIF MASK
                                               0x1u
#define PIT TFLG TIF SHIFT
                                               0
#define PIT TFLG TIF WIDTH
#define PIT TFLG TIF(x)
(((uint32 t)(((uint32 t)(x)) << PIT TFLG TIF SHIFT))&PIT TFLG TIF MASK)
/*!
* @}
*/ /* end of group PIT Register Masks */
/* PIT - Peripheral instance base addresses */
/** Peripheral PIT base address */
#define PIT BASE
                                                (0x40037000u)
/** Peripheral PIT base pointer */
#define PIT
                                               ((PIT Type *)PIT BASE)
#define PIT BASE PTR
                                                (PIT)
/** Array initializer of PIT peripheral base addresses */
#define PIT BASE ADDRS
/** Array initializer of PIT peripheral base pointers */
#define PIT BASE PTRS
                                               { PIT }
/* -----
  -- PIT - Register accessor macros
  ______
---- */
/*!
* @addtogroup PIT Register Accessor Macros PIT - Register accessor
macros
* @ {
*/
/* PIT - Register instance definitions */
/* PIT */
#define PIT MCR
                                               PIT MCR REG(PIT)
#define PIT LTMR64H
                                               PIT LTMR64H REG(PIT)
#define PIT_LTMR64L
                                               PIT LTMR64L REG(PIT)
#define PIT LDVAL0
                                               PIT LDVAL REG(PIT, 0)
#define PIT CVAL0
                                               PIT CVAL REG(PIT, 0)
                                               PIT TCTRL REG(PIT, 0)
#define PIT TCTRL0
#define PIT TFLG0
                                               PIT TFLG REG(PIT, 0)
#define PIT LDVAL1
                                               PIT LDVAL REG(PIT, 1)
#define PIT CVAL1
                                               PIT CVAL REG(PIT, 1)
```

```
#define PIT TCTRL1
                                           PIT TCTRL REG(PIT, 1)
#define PIT TFLG1
                                           PIT TFLG REG(PIT, 1)
/* PIT - Register array accessors */
#define PIT LDVAL(index)
                                           PIT LDVAL REG(PIT, index)
#define PIT CVAL(index)
                                           PIT CVAL REG(PIT, index)
#define PIT TCTRL(index)
                                           PIT TCTRL REG(PIT, index)
#define PIT TFLG(index)
                                           PIT TFLG REG(PIT, index)
/*!
* @}
^{*}/ /* end of group PIT Register Accessor Macros ^{*}/
/*!
* @ }
*/ /* end of group PIT_Peripheral_Access_Layer */
/* -----
  -- PMC Peripheral Access Layer
---- */
/ * !
* @addtogroup PMC Peripheral Access Layer PMC Peripheral Access Layer
* @ {
*/
/** PMC - Register Layout Typedef */
typedef struct {
 IO uint8 t LVDSC1;
                                             /**< Low Voltage
Detect Status And Control 1 register, offset: 0x0 */
                                             /**< Low Voltage
  IO uint8 t LVDSC2;
Detect Status And Control 2 register, offset: 0x1 */
  IO uint8 t REGSC;
                                            /**< Regulator Status
And Control register, offset: 0x2 */
} PMC_Type, *PMC_MemMapPtr;
/* -----
  -- PMC - Register accessor macros
  ______
---- */
/*!
* @addtogroup PMC Register Accessor Macros PMC - Register accessor
macros
* @{
* /
/* PMC - Register accessors */
#define PMC_LVDSC1_REG(base)
                                           ((base)->LVDSC1)
#define PMC LVDSC2 REG(base)
                                           ((base)->LVDSC2)
#define PMC REGSC REG(base)
                                           ((base)->REGSC)
/ * !
* @}
```

```
*/ /* end of group PMC Register Accessor Macros */
/* -----
  -- PMC Register Masks
  ______
---- */
 * @addtogroup PMC Register Masks PMC Register Masks
 * @ {
/* LVDSC1 Bit Fields */
#define PMC LVDSC1 LVDV MASK
                                              0x3u
#define PMC LVDSC1 LVDV SHIFT
#define PMC_LVDSC1_LVDV_WIDTH
#define PMC LVDSC1 LVDV(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDV SHIFT)) & PMC LVDSC1 LVDV MASK)
#define PMC LVDSC1 LVDRE MASK
                                              0x10u
#define PMC LVDSC1 LVDRE SHIFT
#define PMC LVDSC1 LVDRE WIDTH
                                               1
#define PMC LVDSC1 LVDRE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDRE SHIFT)) & PMC LVDSC1 LVDRE MAS
#define PMC LVDSC1 LVDIE MASK
                                               0x20u
#define PMC LVDSC1 LVDIE SHIFT
#define PMC LVDSC1 LVDIE WIDTH
                                               1
#define PMC LVDSC1 LVDIE(x)
(((uint8_t)(((uint8_t)(x))<<PMC LVDSC1 LVDIE SHIFT))&PMC LVDSC1 LVDIE MAS
#define PMC LVDSC1 LVDACK MASK
                                               0x40u
#define PMC LVDSC1 LVDACK SHIFT
                                               6
#define PMC LVDSC1 LVDACK WIDTH
                                               1
#define PMC LVDSC1 LVDACK(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC1 LVDACK SHIFT)) & PMC LVDSC1 LVDACK M
ASK)
#define PMC LVDSC1 LVDF MASK
                                               0x80u
#define PMC LVDSC1 LVDF SHIFT
                                               7
#define PMC LVDSC1 LVDF WIDTH
                                               1
#define PMC LVDSC1 LVDF(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC1 LVDF SHIFT)) & PMC LVDSC1 LVDF MASK)
/* LVDSC2 Bit Fields */
#define PMC_LVDSC2_LVWV_MASK
                                               0x3u
#define PMC_LVDSC2_LVWV_SHIFT
                                               \cap
#define PMC_LVDSC2_LVWV_WIDTH
#define PMC LVDSC2 LVWV(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC2 LVWV SHIFT)) & PMC LVDSC2 LVWV MASK)
#define PMC LVDSC2 LVWIE MASK
                                              0x20u
#define PMC LVDSC2 LVWIE SHIFT
                                               5
#define PMC LVDSC2 LVWIE WIDTH
                                               1
#define PMC LVDSC2 LVWIE(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWIE SHIFT)) & PMC LVDSC2 LVWIE MAS
K)
#define PMC LVDSC2 LVWACK MASK
                                               0x40u
#define PMC LVDSC2 LVWACK SHIFT
                                               6
#define PMC LVDSC2 LVWACK WIDTH
                                               1
```

```
#define PMC LVDSC2 LVWACK(x)
(((uint8 t) (((uint8 t) (x)) << PMC LVDSC2 LVWACK SHIFT)) & PMC LVDSC2 LVWACK M
ASK)
#define PMC LVDSC2 LVWF MASK
                                               0x80u
#define PMC LVDSC2 LVWF SHIFT
#define PMC LVDSC2 LVWF WIDTH
                                               1
#define PMC LVDSC2 LVWF(x)
(((uint8 t)(((uint8 t)(x)) << PMC LVDSC2 LVWF SHIFT)) & PMC LVDSC2 LVWF MASK)
/* REGSC Bit Fields */
#define PMC REGSC BGBE MASK
                                               0x1u
#define PMC REGSC BGBE SHIFT
                                               \cap
#define PMC_REGSC_BGBE_WIDTH
                                               1
#define PMC REGSC BGBE(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC BGBE SHIFT)) & PMC REGSC BGBE MASK)
#define PMC REGSC REGONS MASK
                                               0x4u
#define PMC REGSC REGONS SHIFT
                                               2
#define PMC REGSC REGONS WIDTH
#define PMC REGSC REGONS(x)
(((uint8 t) (((uint8 t) (x)) << PMC REGSC REGONS SHIFT)) & PMC REGSC REGONS MAS
#define PMC REGSC ACKISO MASK
                                               0x8u
#define PMC REGSC ACKISO SHIFT
                                               3
#define PMC REGSC ACKISO WIDTH
                                               1
#define PMC REGSC ACKISO(x)
(((uint8 t)(((uint8 t)(x)) << PMC REGSC ACKISO SHIFT)) & PMC REGSC ACKISO MAS
#define PMC REGSC BGEN MASK
                                               0x10u
#define PMC REGSC BGEN SHIFT
                                               4
#define PMC REGSC BGEN WIDTH
                                               1
#define PMC REGSC BGEN(x)
(((uint8 t) (((uint8 t)(x)) << PMC REGSC BGEN SHIFT)) & PMC REGSC BGEN MASK)
/*!
*/ /* end of group PMC Register Masks */
/* PMC - Peripheral instance base addresses */
/** Peripheral PMC base address */
#define PMC BASE
                                               (0x4007D000u)
/** Peripheral PMC base pointer */
                                               ((PMC Type *)PMC BASE)
#define PMC
#define PMC BASE PTR
                                               (PMC)
/** Array initializer of PMC peripheral base addresses */
#define PMC BASE ADDRS
                                               { PMC BASE }
/** Array initializer of PMC peripheral base pointers */
#define PMC BASE PTRS
                                               { PMC }
/* -----
-----
  -- PMC - Register accessor macros
  ______
---- */
* @addtogroup PMC Register Accessor Macros PMC - Register accessor
macros
* @ {
 */
```

```
/* PMC - Register instance definitions */
/* PMC */
#define PMC LVDSC1
                                             PMC LVDSC1 REG(PMC)
#define PMC LVDSC2
                                             PMC LVDSC2 REG(PMC)
                                             PMC REGSC REG(PMC)
#define PMC REGSC
/*!
* @ }
^{*}/ /* end of group PMC Register Accessor Macros ^{*}/
/*!
* @}
*/ /* end of group PMC Peripheral Access Layer */
/* -----
  -- PORT Peripheral Access Layer
---- */
/*!
 * @addtogroup PORT Peripheral Access Layer PORT Peripheral Access Layer
* @ {
* /
/** PORT - Register Layout Typedef */
typedef struct {
  IO uint32 t PCR[32];
                                               /**< Pin Control
Register n, array offset: 0x0, array step: 0x4 */
  O uint32 t GPCLR;
                                               /**< Global Pin
Control Low Register, offset: 0x80 */
 O uint32 t GPCHR;
                                              /**< Global Pin
Control High Register, offset: 0x84 */
     uint8_t RESERVED_0[24];
  __IO uint32_t ISFR;
                                              /**< Interrupt Status
Flag Register, offset: 0xA0 */
} PORT Type, *PORT MemMapPtr;
/* -----
  -- PORT - Register accessor macros
---- */
/*!
* @addtogroup PORT Register Accessor Macros PORT - Register accessor
macros
* @ {
*/
/* PORT - Register accessors */
#define PORT PCR REG(base,index)
                                             ((base) ->PCR[index])
#define PORT PCR COUNT
                                             32
#define PORT GPCLR REG(base)
                                             ((base)->GPCLR)
#define PORT GPCHR REG(base)
                                             ((base)->GPCHR)
#define PORT ISFR REG(base)
                                             ((base)->ISFR)
```

```
/*!
* @ }
 */ /* end of group PORT Register Accessor Macros */
  -- PORT Register Masks
_____ */
/*!
 * @addtogroup PORT Register Masks PORT Register Masks
 * @ {
*/
/* PCR Bit Fields */
#define PORT PCR PS MASK
                                                  0x1u
#define PORT PCR PS SHIFT
#define PORT PCR PS WIDTH
#define PORT PCR PS(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR PS SHIFT))&PORT PCR PS MASK)
#define PORT PCR PE MASK
#define PORT PCR PE SHIFT
                                                  1
#define PORT PCR PE WIDTH
#define PORT PCR PE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR PE SHIFT))&PORT PCR PE MASK)
#define PORT PCR SRE MASK
                                                  0x4u
#define PORT PCR SRE SHIFT
                                                  2
                                                  1
#define PORT PCR SRE WIDTH
#define PORT PCR SRE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR SRE SHIFT))&PORT PCR SRE MASK)
#define PORT PCR PFE MASK
                                                  0x10u
#define PORT PCR PFE SHIFT
#define PORT PCR PFE WIDTH
#define PORT PCR PFE(x)
(((uint32_t)(((uint32_t)(x))<<PORT_PCR_PFE_SHIFT))&PORT_PCR_PFE_MASK)</pre>
#define PORT PCR DSE MASK
                                                  0x40u
#define PORT PCR DSE SHIFT
                                                  6
#define PORT PCR DSE WIDTH
                                                  1
#define PORT PCR DSE(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR DSE SHIFT))&PORT PCR DSE MASK)
#define PORT PCR MUX MASK
                                                  0x700u
#define PORT_PCR_MUX_SHIFT
                                                  8
#define PORT_PCR_MUX_WIDTH
                                                  3
#define PORT PCR MUX(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR MUX SHIFT))&PORT PCR MUX MASK)
#define PORT PCR IRQC MASK
                                                  0xF0000u
#define PORT PCR IRQC SHIFT
                                                  16
#define PORT PCR_IRQC_WIDTH
#define PORT PCR IRQC(x)
(((uint32 t) (((uint32 t)(x)) << PORT PCR IRQC SHIFT)) & PORT PCR IRQC MASK)
#define PORT PCR ISF MASK
                                                  0x1000000u
#define PORT PCR ISF SHIFT
                                                  24
#define PORT_PCR_ISF_WIDTH
#define PORT PCR ISF(x)
(((uint32 t)(((uint32 t)(x))<<PORT PCR ISF SHIFT))&PORT PCR ISF MASK)
/* GPCLR Bit Fields */
#define PORT GPCLR GPWD MASK
                                                  0×FFFF11
```

```
#define PORT GPCLR GPWD SHIFT
                                                   0
#define PORT GPCLR GPWD WIDTH
                                                   16
#define PORT_GPCLR_GPWD(x)
(((uint32 t)(((uint32 t)(x)) << PORT GPCLR GPWD SHIFT))&PORT GPCLR GPWD MAS
#define PORT GPCLR GPWE MASK
                                                   0xFFFF0000u
#define PORT GPCLR GPWE SHIFT
                                                   16
#define PORT GPCLR GPWE WIDTH
                                                   16
#define PORT GPCLR_GPWE(x)
(((uint32 t)(((uint32 t)(x)) << PORT GPCLR GPWE SHIFT))&PORT GPCLR GPWE MAS
/* GPCHR Bit Fields */
#define PORT GPCHR GPWD MASK
                                                   0xFFFFu
#define PORT GPCHR GPWD SHIFT
                                                   \cap
#define PORT GPCHR GPWD WIDTH
                                                   16
#define PORT GPCHR GPWD(x)
(((uint32_t)(((uint32_t)(x))<<PORT_GPCHR_GPWD_SHIFT))&PORT_GPCHR_GPWD_MAS
K)
#define PORT GPCHR GPWE MASK
                                                   0xFFFF0000u
#define PORT GPCHR GPWE SHIFT
                                                   16
#define PORT GPCHR GPWE WIDTH
                                                   16
#define PORT GPCHR GPWE(x)
(((uint32 t)(((uint32 t)(x))<<PORT GPCHR GPWE SHIFT))&PORT GPCHR GPWE MAS
/* ISFR Bit Fields */
#define PORT ISFR ISF MASK
                                                   (177777777X)
#define PORT ISFR ISF SHIFT
                                                   \cap
#define PORT ISFR ISF WIDTH
                                                   32
#define PORT ISFR ISF(x)
(((uint32_t)(((uint32_t)(x))<<PORT ISFR ISF SHIFT))&PORT ISFR ISF MASK)
/*!
* @ }
 */ /* end of group PORT Register Masks */
/* PORT - Peripheral instance base addresses */
/** Peripheral PORTA base address */
#define PORTA BASE
                                                   (0x40049000u)
/** Peripheral PORTA base pointer */
#define PORTA
                                                   ((PORT Type
*) PORTA BASE)
#define PORTA BASE PTR
                                                   (PORTA)
/** Peripheral PORTB base address */
#define PORTB BASE
                                                   (0x4004A000u)
/** Peripheral PORTB base pointer */
#define PORTB
                                                   ((PORT Type
*) PORTB BASE)
#define PORTB BASE PTR
                                                   (PORTB)
/** Peripheral PORTC base address */
#define PORTC BASE
                                                   (0x4004B000u)
/** Peripheral PORTC base pointer */
#define PORTC
                                                   ((PORT Type
*) PORTC_BASE)
#define PORTC BASE PTR
                                                   (PORTC)
/** Peripheral PORTD base address */
#define PORTD BASE
                                                   (0x4004C000u)
/** Peripheral PORTD base pointer */
#define PORTD
                                                   ((PORT Type
*)PORTD BASE)
```

```
#define PORTD BASE PTR
                                                (PORTD)
/** Peripheral PORTE base address */
#define PORTE BASE
                                                (0x4004D000u)
/** Peripheral PORTE base pointer */
#define PORTE
                                                ((PORT Type
*) PORTE BASE)
#define PORTE BASE PTR
                                                (PORTE)
/** Array initializer of PORT peripheral base addresses */
#define PORT BASE ADDRS
                                                { PORTA BASE,
PORTB BASE, PORTC BASE, PORTD BASE, PORTE BASE }
/** Array initializer of PORT peripheral base pointers */
#define PORT BASE PTRS
                                                { PORTA, PORTB, PORTC,
PORTD, PORTE }
/* -----
   -- PORT - Register accessor macros
  ______
----- */
 * @addtogroup PORT Register Accessor Macros PORT - Register accessor
macros
 * @ {
 */
/* PORT - Register instance definitions */
/* PORTA */
#define PORTA PCR0
                                                PORT PCR REG(PORTA, 0)
                                                PORT PCR REG(PORTA, 1)
#define PORTA PCR1
#define PORTA PCR2
                                                PORT PCR REG(PORTA, 2)
#define PORTA PCR3
                                                PORT PCR REG(PORTA, 3)
                                                PORT PCR REG(PORTA, 4)
#define PORTA PCR4
#define PORTA PCR5
                                                PORT PCR REG(PORTA, 5)
                                                PORT PCR REG(PORTA, 6)
#define PORTA PCR6
                                                PORT PCR REG(PORTA, 7)
#define PORTA PCR7
                                                PORT_PCR_REG(PORTA,8)
#define PORTA PCR8
                                                PORT PCR REG(PORTA, 9)
#define PORTA PCR9
#define PORTA PCR10
                                                PORT PCR REG(PORTA, 10)
#define PORTA PCR11
                                                PORT PCR REG(PORTA, 11)
#define PORTA PCR12
                                                PORT PCR REG(PORTA, 12)
#define PORTA PCR13
                                                PORT PCR REG(PORTA, 13)
#define PORTA PCR14
                                                PORT PCR REG(PORTA, 14)
                                                PORT PCR REG(PORTA, 15)
#define PORTA PCR15
                                                PORT_PCR_REG(PORTA, 16)
#define PORTA PCR16
#define PORTA PCR17
                                                PORT PCR REG(PORTA, 17)
                                                PORT PCR REG(PORTA, 18)
#define PORTA PCR18
#define PORTA PCR19
                                                PORT PCR REG(PORTA, 19)
#define PORTA PCR20
                                                PORT PCR REG(PORTA, 20)
#define PORTA PCR21
                                                PORT PCR REG(PORTA, 21)
#define PORTA PCR22
                                                PORT PCR REG(PORTA, 22)
                                                PORT PCR REG (PORTA, 23)
#define PORTA PCR23
#define PORTA PCR24
                                                PORT_PCR_REG(PORTA, 24)
#define PORTA PCR25
                                                PORT PCR REG(PORTA, 25)
#define PORTA PCR26
                                                PORT PCR REG(PORTA, 26)
#define PORTA PCR27
                                                PORT PCR REG(PORTA, 27)
#define PORTA PCR28
                                                PORT PCR REG(PORTA, 28)
#define PORTA PCR29
                                                PORT PCR REG(PORTA, 29)
                                                PORT PCR REG(PORTA, 30)
#define PORTA PCR30
```

```
PORT PCR REG(PORTA, 31)
#define PORTA PCR31
                                                    PORT GPCLR REG(PORTA)
#define PORTA GPCLR
#define PORTA GPCHR
                                                    PORT_GPCHR_REG(PORTA)
                                                    PORT ISFR REG(PORTA)
#define PORTA ISFR
/* PORTB */
#define PORTB PCR0
                                                    PORT PCR REG(PORTB, 0)
#define PORTB PCR1
                                                    PORT PCR REG(PORTB, 1)
#define PORTB PCR2
                                                    PORT PCR REG(PORTB, 2)
#define PORTB PCR3
                                                    PORT PCR REG(PORTB, 3)
#define PORTB PCR4
                                                    PORT PCR REG(PORTB, 4)
                                                    PORT PCR REG(PORTB, 5)
#define PORTB PCR5
                                                    PORT PCR REG(PORTB, 6)
#define PORTB PCR6
#define PORTB PCR7
                                                    PORT PCR REG(PORTB, 7)
                                                    PORT PCR REG(PORTB, 8)
#define PORTB PCR8
#define PORTB PCR9
                                                    PORT PCR REG(PORTB, 9)
#define PORTB PCR10
                                                    PORT PCR REG(PORTB, 10)
#define PORTB PCR11
                                                    PORT PCR REG(PORTB, 11)
#define PORTB PCR12
                                                    PORT PCR REG(PORTB, 12)
#define PORTB PCR13
                                                    PORT PCR REG(PORTB, 13)
                                                    PORT PCR REG(PORTB, 14)
#define PORTB PCR14
                                                    PORT_PCR REG(PORTB, 15)
#define PORTB PCR15
#define PORTB PCR16
                                                    PORT PCR REG(PORTB, 16)
#define PORTB PCR17
                                                    PORT PCR REG(PORTB, 17)
#define PORTB PCR18
                                                    PORT PCR REG (PORTB, 18)
#define PORTB PCR19
                                                    PORT PCR REG(PORTB, 19)
#define PORTB PCR20
                                                    PORT PCR REG(PORTB, 20)
#define PORTB PCR21
                                                    PORT PCR REG(PORTB, 21)
                                                    PORT PCR REG(PORTB, 22)
#define PORTB PCR22
#define PORTB PCR23
                                                    PORT PCR REG(PORTB, 23)
#define PORTB PCR24
                                                    PORT PCR REG(PORTB, 24)
#define PORTB PCR25
                                                    PORT PCR REG(PORTB, 25)
#define PORTB PCR26
                                                    PORT PCR REG(PORTB, 26)
#define PORTB PCR27
                                                    PORT PCR REG(PORTB, 27)
                                                    PORT PCR REG(PORTB, 28)
#define PORTB PCR28
#define PORTB PCR29
                                                    PORT PCR REG(PORTB, 29)
#define PORTB PCR30
                                                    PORT PCR REG(PORTB, 30)
                                                    PORT PCR REG(PORTB, 31)
#define PORTB PCR31
#define PORTB_GPCLR
                                                    PORT_GPCLR_REG(PORTB)
#define PORTB GPCHR
                                                    PORT GPCHR REG (PORTB)
#define PORTB ISFR
                                                    PORT ISFR REG(PORTB)
/* PORTC */
#define PORTC PCR0
                                                    PORT PCR REG(PORTC, 0)
#define PORTC PCR1
                                                    PORT PCR REG(PORTC, 1)
#define PORTC PCR2
                                                    PORT PCR REG(PORTC, 2)
              PCR3
#define PORTC
                                                    PORT PCR REG(PORTC, 3)
                                                    PORT_PCR_REG(PORTC, 4)
#define PORTC_PCR4
#define PORTC PCR5
                                                    PORT PCR REG(PORTC, 5)
#define PORTC PCR6
                                                    PORT PCR REG(PORTC, 6)
#define PORTC PCR7
                                                    PORT PCR REG(PORTC, 7)
#define PORTC PCR8
                                                    PORT PCR REG(PORTC, 8)
#define PORTC PCR9
                                                    PORT PCR REG(PORTC, 9)
#define PORTC PCR10
                                                    PORT PCR REG(PORTC, 10)
#define PORTC PCR11
                                                    PORT PCR REG(PORTC, 11)
                                                    PORT_PCR REG(PORTC, 12)
#define PORTC_PCR12
#define PORTC PCR13
                                                    PORT PCR REG(PORTC, 13)
#define PORTC PCR14
                                                    PORT PCR REG(PORTC, 14)
#define PORTC PCR15
                                                    PORT PCR REG(PORTC, 15)
#define PORTC PCR16
                                                    PORT PCR REG(PORTC, 16)
#define PORTC PCR17
                                                    PORT PCR REG(PORTC, 17)
                                                    PORT PCR REG(PORTC, 18)
#define PORTC PCR18
```

```
#define PORTC PCR19
                                                    PORT PCR REG(PORTC, 19)
#define PORTC PCR20
                                                    PORT PCR REG(PORTC, 20)
#define PORTC_PCR21
                                                    PORT PCR REG(PORTC, 21)
#define PORTC_PCR22
                                                    PORT PCR REG(PORTC, 22)
#define PORTC PCR23
                                                    PORT PCR REG(PORTC, 23)
#define PORTC PCR24
                                                    PORT PCR REG(PORTC, 24)
#define PORTC PCR25
                                                    PORT PCR REG(PORTC, 25)
#define PORTC PCR26
                                                    PORT PCR REG(PORTC, 26)
#define PORTC PCR27
                                                    PORT PCR REG(PORTC, 27)
#define PORTC PCR28
                                                    PORT PCR REG(PORTC, 28)
                                                    PORT PCR REG(PORTC, 29)
#define PORTC PCR29
                                                    PORT PCR REG(PORTC, 30)
#define PORTC PCR30
#define PORTC PCR31
                                                    PORT PCR REG(PORTC, 31)
                                                    PORT GPCLR REG(PORTC)
#define PORTC GPCLR
#define PORTC GPCHR
                                                    PORT GPCHR REG(PORTC)
#define PORTC ISFR
                                                    PORT_ISFR_REG(PORTC)
/* PORTD */
#define PORTD PCR0
                                                    PORT PCR REG(PORTD, 0)
                                                    PORT PCR REG(PORTD, 1)
#define PORTD PCR1
                                                    PORT PCR REG(PORTD, 2)
#define PORTD PCR2
                                                    PORT PCR REG(PORTD, 3)
#define PORTD PCR3
#define PORTD PCR4
                                                    PORT PCR REG(PORTD, 4)
                                                    PORT PCR REG(PORTD, 5)
#define PORTD PCR5
#define PORTD PCR6
                                                    PORT PCR REG(PORTD, 6)
#define PORTD PCR7
                                                    PORT PCR REG(PORTD, 7)
#define PORTD PCR8
                                                    PORT PCR REG(PORTD, 8)
#define PORTD PCR9
                                                    PORT PCR REG(PORTD, 9)
                                                    PORT PCR REG(PORTD, 10)
#define PORTD PCR10
#define PORTD PCR11
                                                    PORT PCR REG(PORTD, 11)
#define PORTD PCR12
                                                    PORT PCR REG(PORTD, 12)
                                                    PORT PCR REG(PORTD, 13)
#define PORTD PCR13
#define PORTD PCR14
                                                    PORT PCR REG(PORTD, 14)
#define PORTD PCR15
                                                    PORT PCR REG(PORTD, 15)
                                                    PORT PCR REG(PORTD, 16)
#define PORTD PCR16
#define PORTD PCR17
                                                    PORT PCR REG(PORTD, 17)
                                                    PORT PCR REG(PORTD, 18)
#define PORTD PCR18
#define PORTD PCR19
                                                    PORT PCR REG(PORTD, 19)
                                                    PORT_PCR REG(PORTD, 20)
#define PORTD PCR20
#define PORTD PCR21
                                                    PORT PCR REG(PORTD, 21)
#define PORTD PCR22
                                                    PORT PCR REG(PORTD, 22)
#define PORTD PCR23
                                                    PORT PCR REG(PORTD, 23)
#define PORTD PCR24
                                                    PORT PCR REG(PORTD, 24)
#define PORTD PCR25
                                                    PORT PCR REG(PORTD, 25)
#define PORTD PCR26
                                                    PORT PCR REG(PORTD, 26)
#define PORTD PCR27
                                                    PORT PCR REG(PORTD, 27)
                                                    PORT_PCR_REG(PORTD, 28)
#define PORTD_PCR28
#define PORTD PCR29
                                                    PORT PCR REG(PORTD, 29)
                                                    PORT_PCR REG(PORTD, 30)
#define PORTD PCR30
#define PORTD PCR31
                                                    PORT PCR REG(PORTD, 31)
#define PORTD GPCLR
                                                    PORT GPCLR REG(PORTD)
#define PORTD GPCHR
                                                    PORT GPCHR REG (PORTD)
                                                    PORT ISFR_REG(PORTD)
#define PORTD ISFR
/* PORTE */
#define PORTE PCR0
                                                    PORT PCR REG(PORTE, 0)
#define PORTE PCR1
                                                    PORT PCR REG(PORTE, 1)
#define PORTE PCR2
                                                    PORT PCR REG(PORTE, 2)
#define PORTE PCR3
                                                    PORT PCR REG(PORTE, 3)
#define PORTE PCR4
                                                    PORT PCR REG(PORTE, 4)
#define PORTE PCR5
                                                    PORT PCR REG(PORTE, 5)
                                                    PORT PCR REG(PORTE, 6)
#define PORTE PCR6
```

```
#define PORTE PCR7
                                                 PORT PCR REG(PORTE, 7)
                                                 PORT PCR REG(PORTE, 8)
#define PORTE PCR8
#define PORTE PCR9
                                                 PORT PCR REG(PORTE, 9)
#define PORTE PCR10
                                                 PORT PCR REG(PORTE, 10)
#define PORTE PCR11
                                                 PORT PCR REG(PORTE, 11)
#define PORTE PCR12
                                                 PORT PCR REG(PORTE, 12)
                                                 PORT PCR REG(PORTE, 13)
#define PORTE PCR13
#define PORTE PCR14
                                                 PORT PCR REG(PORTE, 14)
#define PORTE PCR15
                                                 PORT PCR REG(PORTE, 15)
#define PORTE PCR16
                                                 PORT PCR REG(PORTE, 16)
                                                 PORT PCR REG(PORTE, 17)
#define PORTE PCR17
                                                 PORT PCR REG(PORTE, 18)
#define PORTE PCR18
#define PORTE PCR19
                                                 PORT PCR REG(PORTE, 19)
                                                 PORT PCR REG(PORTE, 20)
#define PORTE PCR20
#define PORTE PCR21
                                                 PORT PCR REG(PORTE, 21)
#define PORTE PCR22
                                                 PORT PCR REG(PORTE, 22)
#define PORTE PCR23
                                                 PORT PCR REG(PORTE, 23)
#define PORTE PCR24
                                                 PORT PCR REG(PORTE, 24)
#define PORTE PCR25
                                                 PORT PCR REG(PORTE, 25)
#define PORTE PCR26
                                                 PORT PCR REG(PORTE, 26)
                                                 PORT_PCR_REG(PORTE, 27)
#define PORTE PCR27
#define PORTE PCR28
                                                 PORT PCR REG(PORTE, 28)
                                                 PORT_PCR REG(PORTE, 29)
#define PORTE PCR29
#define PORTE PCR30
                                                 PORT PCR REG(PORTE, 30)
                                                 PORT PCR REG(PORTE, 31)
#define PORTE PCR31
#define PORTE GPCLR
                                                 PORT GPCLR REG(PORTE)
#define PORTE GPCHR
                                                 PORT GPCHR REG(PORTE)
#define PORTE ISFR
                                                 PORT ISFR REG(PORTE)
/* PORT - Register array accessors */
#define PORTA PCR(index)
PORT PCR REG(PORTA, index)
#define PORTB PCR(index)
PORT PCR REG(PORTB, index)
#define PORTC PCR(index)
PORT PCR REG(PORTC, index)
#define PORTD PCR(index)
PORT_PCR_REG(PORTD, index)
#define PORTE PCR(index)
PORT PCR REG(PORTE, index)
/*!
* @ }
 */ /* end of group PORT Register Accessor Macros */
/*!
* @ }
*/ /* end of group PORT Peripheral Access Layer */
/* -----
   -- RCM Peripheral Access Layer
---- */
 * @addtogroup RCM Peripheral Access Layer RCM Peripheral Access Layer
 * @ {
```

```
*/
/** RCM - Register Layout Typedef */
typedef struct {
 I uint8 t SRS0;
                                              /**< System Reset
Status Register 0, offset: 0x0 */
 I uint8 t SRS1;
                                             /**< System Reset
Status Register 1, offset: 0x1 */
     uint8 t RESERVED 0[2];
  IO uint8 t RPFC;
                                             /**< Reset Pin Filter
Control register, offset: 0x4 */
                                              /**< Reset Pin Filter
 __IO uint8_t RPFW;
Width register, offset: 0x5 */
} RCM Type, *RCM MemMapPtr;
/* -----
  -- RCM - Register accessor macros
  ______
---- */
/*!
* @addtogroup RCM Register Accessor Macros RCM - Register accessor
* @ {
*/
/* RCM - Register accessors */
#define RCM SRS0 REG(base)
                                            ((base) ->SRS0)
#define RCM SRS1 REG(base)
                                            ((base) ->SRS1)
#define RCM RPFC REG(base)
                                            ((base) ->RPFC)
#define RCM RPFW REG(base)
                                            ((base) ->RPFW)
/ * !
* @ }
*/ /* end of group RCM Register Accessor Macros */
/* -----
  -- RCM Register Masks
_____ */
/*!
* @addtogroup RCM Register Masks RCM Register Masks
* @ {
*/
/* SRS0 Bit Fields */
#define RCM SRS0 WAKEUP MASK
                                           0x1u
#define RCM_SRS0_WAKEUP_SHIFT #define RCM_SRS0_WAKEUP_WIDTH
                                            0
#define RCM SRS0 WAKEUP(x)
(((uint8 t) (((uint8 t) (x)) << RCM SRSO WAKEUP SHIFT)) & RCM SRSO WAKEUP MASK)
#define RCM SRS0 LVD MASK
                                           0x2u
#define RCM SRS0 LVD SHIFT
#define RCM SRS0 LVD WIDTH
                                            1
```

```
#define RCM SRS0 LVD(x)
(((uint8\_t)(((uint8\_t)(x)) << RCM\_SRS0\_LVD\_SHIFT)) & RCM\_SRS0\_LVD\_MASK)
#define RCM_SRS0_LOC_MASK
#define RCM_SRS0_LOC_SHIFT
#define RCM SRS0 LOC WIDTH
                                                   1
#define RCM SRS0 LOC(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS0 LOC SHIFT))&RCM SRS0 LOC MASK)
#define RCM SRS0 LOL MASK
#define RCM SRS0 LOL SHIFT
                                                   3
#define RCM SRS0 LOL WIDTH
                                                   1
#define RCM SRS0 LOL(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRSO LOL SHIFT))&RCM SRSO LOL MASK)
#define RCM_SRS0_WDOG MASK
                                                   0x20u
                                                   5
#define RCM SRS0 WDOG SHIFT
#define RCM SRS0 WDOG WIDTH
#define RCM SRS0 WDOG(x)
(((uint8 t) (((uint8 t) (x)) << RCM_SRS0_WDOG_SHIFT)) & RCM_SRS0_WDOG_MASK)
#define RCM SRS0 PIN MASK
                                                   0x40u
#define RCM SRS0 PIN SHIFT
                                                   6
#define RCM SRS0 PIN WIDTH
                                                   1
#define RCM SRS0 PIN(x)
(((uint8 t)(((uint8 t)(x)) < RCM SRS0 PIN SHIFT)) & RCM SRS0 PIN MASK)
#define RCM SRS0 POR MASK
                                                   0x80u
#define RCM SRS0 POR SHIFT
                                                   7
#define RCM SRS0 POR WIDTH
                                                   1
#define RCM SRS0 POR(x)
(((uint8 t)(((uint8 t)(x))<<RCM SRS0 POR SHIFT))&RCM SRS0 POR MASK)
/* SRS1 Bit Fields */
#define RCM SRS1 LOCKUP MASK
                                                   0x2u
#define RCM SRS1 LOCKUP SHIFT
                                                   1
                                                   1
#define RCM SRS1 LOCKUP WIDTH
#define RCM SRS1 LOCKUP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 LOCKUP SHIFT)) & RCM SRS1 LOCKUP MASK)
#define RCM SRS1 SW MASK
                                                   0x4u
#define RCM SRS1 SW SHIFT
                                                   2
#define RCM SRS1 SW WIDTH
#define RCM SRS1 SW(x)
(((uint8_t) (((uint8_t) (x)) << RCM_SRS1_SW_SHIFT)) & RCM_SRS1_SW_MASK)
#define RCM SRS1 MDM AP MASK
                                                   0x8u
#define RCM SRS1 MDM AP SHIFT
                                                   3
#define RCM SRS1 MDM AP WIDTH
                                                   1
#define RCM SRS1 MDM AP(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 MDM AP SHIFT)) & RCM SRS1 MDM AP MASK)
#define RCM SRS1 SACKERR MASK
                                                   0x20u
#define RCM_SRS1_SACKERR_SHIFT
                                                   5
                                                   1
#define RCM_SRS1_SACKERR_WIDTH
#define RCM SRS1 SACKERR(x)
(((uint8 t)(((uint8 t)(x)) << RCM SRS1 SACKERR SHIFT)) & RCM SRS1 SACKERR MAS
K)
/* RPFC Bit Fields */
#define RCM RPFC RSTFLTSRW MASK
                                                   0x3u
#define RCM RPFC RSTFLTSRW SHIFT
                                                   0
#define RCM_RPFC_RSTFLTSRW_WIDTH
#define RCM_RPFC_RSTFLTSRW(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFC RSTFLTSRW SHIFT))&RCM RPFC RSTFLTSRW
MASK)
#define RCM RPFC RSTFLTSS MASK
                                                   0x4u
#define RCM RPFC RSTFLTSS SHIFT
#define RCM RPFC RSTFLTSS WIDTH
                                                   1
```

```
#define RCM RPFC RSTFLTSS(x)
(((uint8 t)(((uint8 t)(x)) << RCM RPFC RSTFLTSS SHIFT)) &RCM RPFC RSTFLTSS M
ASK)
/* RPFW Bit Fields */
#define RCM RPFW RSTFLTSEL MASK
                                              0 \times 1 F_{11}
#define RCM RPFW RSTFLTSEL SHIFT
                                              \cap
#define RCM RPFW RSTFLTSEL WIDTH
                                              5
#define RCM RPFW RSTFLTSEL(x)
(((uint8 t) (((uint8 t) (x)) << RCM RPFW RSTFLTSEL SHIFT)) &RCM RPFW RSTFLTSEL
MASK)
/ * !
* @ }
*/ /* end of group RCM Register Masks */
/* RCM - Peripheral instance base addresses */
/** Peripheral RCM base address */
                                              (0x4007F000u)
#define RCM BASE
/** Peripheral RCM base pointer */
#define RCM
                                              ((RCM Type *)RCM BASE)
#define RCM BASE PTR
                                              (RCM)
/** Array initializer of RCM peripheral base addresses */
#define RCM BASE ADDRS
/** Array initializer of RCM peripheral base pointers */
#define RCM BASE PTRS
                                              { RCM }
/* -----
  -- RCM - Register accessor macros
---- */
* @addtogroup RCM Register_Accessor_Macros RCM - Register accessor
macros
* @ {
* /
/* RCM - Register instance definitions */
/* RCM */
#define RCM SRS0
                                              RCM SRS0 REG(RCM)
#define RCM SRS1
                                              RCM SRS1 REG(RCM)
                                              RCM_RPFC_REG(RCM)
#define RCM RPFC
#define RCM RPFW
                                              RCM RPFW REG(RCM)
/*!
* @}
 */ /* end of group RCM Register Accessor Macros */
/*!
 * @ }
 */ /* end of group RCM Peripheral Access Layer */
/* -----
  -- ROM Peripheral Access Layer
```

```
---- */
/*!
 * @addtogroup ROM Peripheral Access Layer ROM Peripheral Access Layer
 * @ {
 */
/** ROM - Register Layout Typedef */
typedef struct {
  I uint32 t ENTRY[3];
                                                 /**< Entry, array
offset: 0x0, array step: 0x4 */
  I uint32 t TABLEMARK;
                                                 /**< End of Table
Marker Register, offset: 0xC */
     uint8 t RESERVED 0[4028];
   I uint32 t SYSACCESS;
                                                 /**< System Access
Register, offset: 0xFCC */
 I uint32 t PERIPHID4;
                                                 /**< Peripheral ID
Register, offset: 0xFD0 */
 I uint32 t PERIPHID5;
                                                 /**< Peripheral ID
Register, offset: 0xFD4 */
 I uint32 t PERIPHID6;
                                                 /**< Peripheral ID
Register, offset: 0xFD8 */
 I uint32 t PERIPHID7;
                                                 /**< Peripheral ID
Register, offset: 0xFDC */
 I uint32 t PERIPHID0;
                                                 /**< Peripheral ID
Register, offset: 0xFE0 */
 __I uint32_t PERIPHID1;
                                                 /**< Peripheral ID
Register, offset: 0xFE4 */
  I uint32 t PERIPHID2;
                                                 /**< Peripheral ID
Register, offset: 0xFE8 */
 I uint32 t PERIPHID3;
                                                 /**< Peripheral ID
Register, offset: 0xFEC */
 I uint32 t COMPID[4];
                                                 /**< Component ID
Register, array offset: 0xFF0, array step: 0x4 */
} ROM Type, *ROM MemMapPtr;
  -- ROM - Register accessor macros
  ______
---- */
* @addtogroup ROM Register Accessor Macros ROM - Register accessor
macros
* @ {
 */
/* ROM - Register accessors */
#define ROM ENTRY REG(base,index)
                                               ((base) ->ENTRY[index])
#define ROM ENTRY COUNT
                                               ((base)->TABLEMARK)
#define ROM_TABLEMARK_REG(base)
#define ROM SYSACCESS REG(base)
                                               ((base)->SYSACCESS)
#define ROM PERIPHID4 REG(base)
                                               ((base)->PERIPHID4)
#define ROM PERIPHID5 REG(base)
                                               ((base) ->PERIPHID5)
#define ROM PERIPHID6 REG(base)
                                               ((base) ->PERIPHID6)
#define ROM PERIPHID7 REG(base)
                                               ((base)->PERIPHID7)
#define ROM PERIPHIDO REG(base)
                                               ((base) ->PERIPHID0)
```

```
#define ROM PERIPHID1 REG(base)
                                               ((base)->PERIPHID1)
#define ROM PERIPHID2 REG(base)
                                               ((base)->PERIPHID2)
#define ROM PERIPHID3 REG(base)
                                               ((base)->PERIPHID3)
#define ROM_COMPID_REG(base,index)
                                               ((base) ->COMPID[index])
#define ROM COMPID COUNT
/*!
* @ }
 */ /* end of group ROM Register Accessor Macros */
/* -----
  -- ROM Register Masks
---- */
/*!
 * @addtogroup ROM Register Masks ROM Register Masks
 * /
/* ENTRY Bit Fields */
#define ROM ENTRY ENTRY MASK
                                              0xffffffffu
#define ROM ENTRY ENTRY SHIFT
#define ROM ENTRY ENTRY WIDTH
#define ROM ENTRY ENTRY(x)
(((uint32 t)(((uint32 t)(x)) << ROM ENTRY ENTRY SHIFT)) & ROM ENTRY ENTRY MAS
K)
/* TABLEMARK Bit Fields */
#define ROM TABLEMARK MARK MASK
                                              0xffffffffu
#define ROM TABLEMARK MARK SHIFT
#define ROM TABLEMARK MARK WIDTH
                                               32
#define ROM TABLEMARK MARK(x)
(((uint32 t)(((uint32 t)(x)) << ROM TABLEMARK MARK SHIFT)) & ROM TABLEMARK MA
RK MASK)
/* SYSACCESS Bit Fields */
#define ROM_SYSACCESS_SYSACCESS_MASK
                                              0xffffffffu
#define ROM_SYSACCESS_SYSACCESS_SHIFT
#define ROM SYSACCESS SYSACCESS WIDTH
                                               32
#define ROM SYSACCESS SYSACCESS(x)
(((uint32 t)(((uint32 t)(x)) << ROM SYSACCESS SYSACCESS SHIFT)) & ROM SYSACCE
SS SYSACCESS MASK)
/* PERIPHID4 Bit Fields */
#define ROM PERIPHID4 PERIPHID MASK
                                              0xffffffffu
#define ROM_PERIPHID4_PERIPHID_SHIFT
#define ROM PERIPHID4 PERIPHID WIDTH
#define ROM PERIPHID4 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID4 PERIPHID SHIFT))&ROM PERIPHID
4 PERIPHID MASK)
/* PERIPHID5 Bit Fields */
#define ROM PERIPHID5 PERIPHID MASK
                                              0xFFFFFFFFu
#define ROM_PERIPHID5_PERIPHID_SHIFT
#define ROM_PERIPHID5_PERIPHID_WIDTH
                                               32
#define ROM PERIPHID5 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID5 PERIPHID SHIFT))&ROM PERIPHID
5 PERIPHID MASK)
/* PERIPHID6 Bit Fields */
#define ROM PERIPHID6 PERIPHID MASK
                                              0xFFFFFFFFu
#define ROM PERIPHID6 PERIPHID SHIFT
```

```
#define ROM PERIPHID6 PERIPHID WIDTH
                                                  32
#define ROM PERIPHID6 PERIPHID(x)
(((uint32_t)(((uint32_t)(x)) << ROM PERIPHID6 PERIPHID SHIFT))&ROM PERIPHID
6 PERIPHID MASK)
/* PERIPHID7 Bit Fields */
#define ROM PERIPHID7 PERIPHID MASK
                                                 0xFFFFFFFFu
#define ROM PERIPHID7 PERIPHID SHIFT
#define ROM PERIPHID7 PERIPHID WIDTH
                                                  32
#define ROM PERIPHID7 PERIPHID(x)
(((uint32 t)(((uint32 t)(x)) << ROM PERIPHID7 PERIPHID SHIFT)) & ROM PERIPHID
7 PERIPHID MASK)
/* PERIPHIDO Bit Fields */
#define ROM PERIPHIDO PERIPHID MASK
                                                  0xFFFFFFFFu
#define ROM PERIPHIDO PERIPHID SHIFT
                                                  \cap
#define ROM PERIPHIDO PERIPHID WIDTH
                                                  32
#define ROM PERIPHID( x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHIDO PERIPHID SHIFT))&ROM PERIPHID
0 PERIPHID MASK)
/* PERIPHID1 Bit Fields */
#define ROM PERIPHID1 PERIPHID MASK
                                                  0xFFFFFFFFu
#define ROM PERIPHID1 PERIPHID SHIFT
#define ROM PERIPHID1 PERIPHID WIDTH
                                                  32
#define ROM PERIPHID1 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID1 PERIPHID SHIFT))&ROM PERIPHID
1 PERIPHID MASK)
/\overline{*} PERIPHID2 Bit Fields */
#define ROM_PERIPHID2_PERIPHID_SHIFT #define ROM_PERIPHID2_PERIPHID_SHIFT
#define ROM PERIPHID2 PERIPHID MASK
                                                 0xFFFFFFFFu
#define ROM PERIPHID2 PERIPHID WIDTH
                                                  32
#define ROM PERIPHID2 PERIPHID(x)
(((uint32_t)(((uint32_t)(x))<<ROM PERIPHID2 PERIPHID SHIFT))&ROM PERIPHID
2 PERIPHID MASK)
/* PERIPHID3 Bit Fields */
#define ROM PERIPHID3 PERIPHID MASK
                                                 0xFFFFFFFFu
#define ROM PERIPHID3 PERIPHID SHIFT
#define ROM PERIPHID3 PERIPHID WIDTH
                                                  32
#define ROM PERIPHID3 PERIPHID(x)
(((uint32 t)(((uint32 t)(x))<<ROM PERIPHID3 PERIPHID SHIFT))&ROM PERIPHID
3 PERIPHID MASK)
/* COMPID Bit Fields */
#define ROM COMPID COMPID MASK
                                                  0xFFFFFFFFu
#define ROM COMPID COMPID SHIFT
#define ROM COMPID COMPID WIDTH
#define ROM COMPID COMPID(x)
(((uint32 t)(((uint32 t)(x)) << ROM COMPID COMPID SHIFT))&ROM COMPID COMPID
_MASK)
/*!
* @ }
*/ /* end of group ROM Register Masks */
/* ROM - Peripheral instance base addresses */
/** Peripheral ROM base address */
#define ROM BASE
                                                  (0xF0002000u)
/** Peripheral ROM base pointer */
#define ROM
                                                   ((ROM Type *)ROM BASE)
#define ROM BASE PTR
/** Array initializer of ROM peripheral base addresses */
#define ROM BASE ADDRS
                                                  { ROM BASE }
```

```
/** Array initializer of ROM peripheral base pointers */
#define ROM BASE PTRS
/* -----
  -- ROM - Register accessor macros
  ______
---- */
* @addtogroup ROM Register Accessor Macros ROM - Register accessor
macros
* @ {
*/
/* ROM - Register instance definitions */
/* ROM */
#define ROM ENTRYO
                                            ROM ENTRY REG(ROM, 0)
                                            ROM ENTRY REG(ROM, 1)
#define ROM ENTRY1
#define ROM ENTRY2
                                            ROM ENTRY REG(ROM, 2)
#define ROM TABLEMARK
                                            ROM TABLEMARK REG(ROM)
#define ROM SYSACCESS
                                            ROM SYSACCESS REG(ROM)
#define ROM PERIPHID4
                                            ROM PERIPHID4 REG(ROM)
                                            ROM PERIPHID5 REG(ROM)
#define ROM PERIPHID5
#define ROM PERIPHID6
                                            ROM PERIPHID6 REG(ROM)
#define ROM PERIPHID7
                                            ROM PERIPHID7 REG(ROM)
                                            ROM PERIPHIDO REG(ROM)
#define ROM PERIPHID0
#define ROM PERIPHID1
                                            ROM PERIPHID1 REG(ROM)
#define ROM PERIPHID2
                                            ROM PERIPHID2 REG(ROM)
#define ROM PERIPHID3
                                            ROM PERIPHID3 REG(ROM)
#define ROM COMPIDO
                                            ROM COMPID REG(ROM, 0)
#define ROM COMPID1
                                            ROM COMPID REG(ROM, 1)
#define ROM COMPID2
                                            ROM COMPID REG(ROM, 2)
#define ROM COMPID3
                                            ROM COMPID REG(ROM, 3)
/* ROM - Register array accessors */
#define ROM_ENTRY(index)
                                            ROM ENTRY REG(ROM, index)
#define ROM COMPID(index)
ROM COMPID REG(ROM, index)
/*!
* @ }
 */ /* end of group ROM Register Accessor Macros */
/*!
* @ }
*/ /* end of group ROM Peripheral Access Layer */
/* -----
  -- RTC Peripheral Access Layer
---- */
* @addtogroup RTC Peripheral Access Layer RTC Peripheral Access Layer
 * @ {
```

```
*/
/** RTC - Register Layout Typedef */
typedef struct {
 IO uint32 t TSR;
                                             /**< RTC Time Seconds
Register, offset: 0x0 */
 IO uint32 t TPR;
                                             /**< RTC Time
Prescaler Register, offset: 0x4 */
 IO uint32 t TAR;
                                             /**< RTC Time Alarm
Register, offset: 0x8 */
  IO uint32 t TCR;
                                             /**< RTC Time
Compensation Register, offset: 0xC */
                                             /**< RTC Control
  IO uint32 t CR;
Register, offset: 0x10 */
 IO uint32 t SR;
                                             /**< RTC Status
Register, offset: 0x14 */
 IO uint32 t LR;
                                             /**< RTC Lock
Register, offset: 0x18 */
                                             /**< RTC Interrupt
 IO uint32 t IER;
Enable Register, offset: 0x1C */
} RTC Type, *RTC MemMapPtr;
/* -----
  -- RTC - Register accessor macros
---- */
/*!
* @addtogroup RTC Register Accessor Macros RTC - Register accessor
macros
* @ {
*/
/* RTC - Register accessors */
                                           ((base)->TSR)
#define RTC_TSR_REG(base)
#define RTC_TPR_REG(base)
                                           ((base)->TPR)
#define RTC_TAR_REG(base)
                                           ((base)->TAR)
#define RTC TCR REG(base)
                                           ((base)->TCR)
#define RTC CR REG(base)
                                           ((base) ->CR)
#define RTC SR REG(base)
                                           ((base) ->SR)
#define RTC LR REG(base)
                                           ((base) ->LR)
#define RTC IER REG(base)
                                           ((base)->IER)
/*!
* @ }
*/ /* end of group RTC Register Accessor Macros */
/* -----
  -- RTC Register Masks
  ______
---- */
/ * !
* @addtogroup RTC Register Masks RTC Register Masks
 * @ {
 */
```

```
/* TSR Bit Fields */
#define RTC_TSR_TSR_MASK
#define RTC_TSR_TSR_SHIFT
                                                   0xFFFFFFFu
#define RTC TSR TSR WIDTH
                                                   32
#define RTC TSR TSR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TSR TSR SHIFT))&RTC TSR TSR MASK)
/* TPR Bit Fields */
#define RTC TPR TPR MASK
                                                   0xFFFFu
#define RTC TPR TPR SHIFT
                                                   \cap
#define RTC_TPR_TPR_WIDTH
                                                   16
#define RTC TPR TPR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TPR TPR SHIFT))&RTC TPR TPR MASK)
/* TAR Bit Fields */
#define RTC TAR TAR MASK
                                                   0xFFFFFFFFu
#define RTC TAR TAR SHIFT
                                                   0
#define RTC TAR TAR WIDTH
                                                   32
#define RTC TAR TAR(x)
(((uint32 t)(((uint32 t)(x))<<RTC TAR TAR SHIFT))&RTC TAR TAR MASK)
/* TCR Bit Fields */
#define RTC TCR TCR MASK
                                                   0xFFu
#define RTC TCR TCR SHIFT
                                                   \cap
                                                   8
#define RTC TCR TCR WIDTH
\#define RTC TCR TCR(x)
(((uint32 t)(((uint32 t)(x)) << TCT TCR TCR SHIFT))&RTC TCR TCR MASK)
#define RTC_TCR_CIR_MASK
                                                   0xFF00u
#define RTC TCR CIR SHIFT
                                                   8
#define RTC TCR CIR WIDTH
#define RTC TCR CIR(x)
(((uint32 t)(((uint32 t)(x)) << TCT CIR SHIFT)) & RTC TCR CIR MASK)
#define RTC TCR TCV MASK
                                                   0xFF0000u
#define RTC TCR TCV SHIFT
                                                   16
#define RTC TCR TCV WIDTH
                                                   8
#define RTC TCR TCV(x)
(((uint32 t)(((uint32 t)(x)) << RTC TCR TCV SHIFT))&RTC TCR TCV MASK)
#define RTC TCR CIC MASK
                                                   0xFF000000u
#define RTC_TCR_CIC_SHIFT
                                                   24
#define RTC_TCR_CIC_WIDTH
                                                   8
#define RTC_TCR_CIC(x)
(((uint32 t)(((uint32 t)(x)) << TCT CIC SHIFT))&RTC TCR CIC MASK)
/* CR Bit Fields */
#define RTC CR SWR MASK
                                                   0x1u
#define RTC CR SWR SHIFT
                                                   0
#define RTC CR SWR WIDTH
                                                   1
#define RTC_CR_SWR(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SWR SHIFT)) &RTC CR SWR MASK)
#define RTC CR WPE MASK
                                                   0x2u
#define RTC CR WPE SHIFT
                                                   1
#define RTC CR WPE WIDTH
#define RTC CR WPE(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR WPE SHIFT)) &RTC CR WPE MASK)
#define RTC CR SUP MASK
                                                   0x4u
#define RTC_CR_SUP_SHIFT
                                                   2
#define RTC_CR_SUP_WIDTH
                                                   1
#define RTC CR SUP(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SUP SHIFT)) &RTC CR SUP MASK)
                                                   0x8u
#define RTC CR UM MASK
#define RTC CR UM SHIFT
                                                   3
#define RTC CR UM WIDTH
                                                   1
```

```
#define RTC CR UM(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR UM SHIFT)) & RTC CR UM MASK)
#define RTC_CR_OSCE_MASK
                                                   0x100u
#define RTC_CR_OSCE_SHIFT
                                                   8
#define RTC CR OSCE WIDTH
                                                   1
#define RTC CR OSCE(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR OSCE SHIFT))&RTC CR OSCE MASK)
#define RTC CR CLKO MASK
                                                   0x200u
#define RTC CR CLKO SHIFT
#define RTC CR CLKO WIDTH
                                                   1
#define RTC CR CLKO(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR CLKO SHIFT))&RTC CR CLKO MASK)
#define RTC CR SC16P MASK
                                                   0x400u
#define RTC_CR_SC16P SHIFT
                                                   10
#define RTC CR SC16P WIDTH
                                                   1
#define RTC CR SC16P(x)
(((uint32_t)(((uint32_t)(x)) << RTC_CR_SC16P_SHIFT)) &RTC_CR_SC16P_MASK)
#define RTC CR SC8P MASK
                                                   0x800u
#define RTC CR SC8P SHIFT
                                                   11
#define RTC CR SC8P WIDTH
                                                   1
#define RTC CR SC8P(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SC8P SHIFT)) & RTC CR SC8P MASK)
#define RTC CR SC4P MASK
                                                   0x1000u
#define RTC CR SC4P SHIFT
                                                   12
#define RTC CR SC4P WIDTH
                                                   1
#define RTC_CR_SC4P(x)
(((uint32 t)(((uint32 t)(x))<<RTC CR SC4P SHIFT))&RTC CR SC4P MASK)
#define RTC CR SC2P MASK
                                                   0x2000u
#define RTC CR SC2P SHIFT
                                                   13
#define RTC_CR_SC2P_WIDTH
#define RTC CR SC2P(x)
(((uint32 t)(((uint32 t)(x)) << RTC CR SC2P SHIFT)) & RTC CR SC2P MASK)
/* SR Bit Fields */
#define RTC SR TIF MASK
                                                   0x1u
#define RTC SR TIF SHIFT
                                                   \cap
#define RTC SR TIF WIDTH
                                                   1
#define RTC_SR_TIF(x)
(((uint32_t)(((uint32_t)(x))<<RTC_SR_TIF_SHIFT))&RTC_SR_TIF_MASK)
#define RTC SR TOF MASK
                                                   0x2u
#define RTC SR TOF SHIFT
                                                   1
                                                   1
#define RTC SR TOF WIDTH
#define RTC SR TOF(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TOF SHIFT)) &RTC SR TOF MASK)
#define RTC SR TAF MASK
                                                   0x4u
#define RTC_SR_TAF_SHIFT
                                                   2
#define RTC_SR_TAF_WIDTH
                                                   1
#define RTC SR TAF(x)
(((uint32 t)(((uint32 t)(x)) << TTC SR TAF SHIFT)) & RTC SR TAF MASK)
#define RTC SR TCE MASK
                                                   0x10u
#define RTC SR TCE SHIFT
                                                   4
#define RTC SR TCE WIDTH
                                                   1
#define RTC SR TCE(x)
(((uint32 t)(((uint32 t)(x)) << RTC SR TCE SHIFT)) &RTC SR TCE MASK)
/* LR Bit Fields */
#define RTC LR TCL MASK
                                                   0x811
#define RTC LR TCL SHIFT
                                                   3
#define RTC LR TCL WIDTH
                                                   1
#define RTC LR TCL(x)
(((uint32 t)(((uint32 t)(x)) << RTC_LR_TCL_SHIFT)) &RTC_LR_TCL_MASK)
#define RTC LR CRL MASK
                                                   0 \times 1011
```

```
#define RTC LR CRL SHIFT
                                                 4
#define RTC LR CRL_WIDTH
#define RTC_LR_CRL(x)
(((uint32 t)(((uint32 t)(x)) << TTC LR CRL SHIFT)) & RTC LR CRL MASK)
#define RTC LR SRL MASK
                                                 0 \times 2.011
#define RTC LR SRL SHIFT
                                                 5
#define RTC LR SRL WIDTH
                                                 1
#define RTC LR SRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR SRL SHIFT)) &RTC LR SRL MASK)
#define RTC LR LRL MASK
                                                 0x40u
#define RTC_LR_LRL_SHIFT
#define RTC_LR_LRL_WIDTH
                                                 1
#define RTC LR LRL(x)
(((uint32 t)(((uint32 t)(x)) << RTC LR LRL SHIFT)) &RTC LR LRL MASK)
/* IER Bit Fields */
#define RTC IER TIIE MASK
                                                 0x1u
#define RTC IER TIIE SHIFT
                                                 0
#define RTC IER TIIE WIDTH
                                                 1
#define RTC IER TIIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TIIE SHIFT))&RTC IER TIIE MASK)
#define RTC IER TOIE MASK
                                                 0x2u
#define RTC IER TOIE SHIFT
                                                 1
#define RTC IER TOIE WIDTH
                                                 1
#define RTC IER TOIE(x)
(((uint32 t)(((uint32 t)(x))<<RTC IER TOIE SHIFT))&RTC IER TOIE MASK)
#define RTC IER TAIE MASK
                                                 0 \times 411
#define RTC IER TAIE SHIFT
#define RTC IER TAIE WIDTH
#define RTC IER TAIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TAIE SHIFT)) &RTC IER TAIE MASK)
#define RTC IER TSIE MASK
                                                 0x10u
#define RTC IER TSIE SHIFT
                                                 4
#define RTC IER TSIE WIDTH
                                                 1
#define RTC IER TSIE(x)
(((uint32 t)(((uint32 t)(x)) << RTC IER TSIE SHIFT))&RTC IER TSIE MASK)
#define RTC IER WPON MASK
                                                 0x80u
#define RTC_IER_WPON_SHIFT
                                                 7
#define RTC_IER_WPON_WIDTH
                                                 1
#define RTC_IER_WPON(x)
(((uint32 t)(((uint32 t)(x))<<RTC IER WPON SHIFT))&RTC IER WPON MASK)
/*!
* @}
 */ /* end of group RTC Register Masks */
/* RTC - Peripheral instance base addresses */
/** Peripheral RTC base address */
#define RTC BASE
                                                 (0x4003D000u)
/** Peripheral RTC base pointer */
#define RTC
                                                 ((RTC Type *)RTC BASE)
#define RTC BASE PTR
                                                 (RTC)
/** Array initializer of RTC peripheral base addresses */
#define RTC BASE ADDRS
                                                { RTC BASE }
/** Array initializer of RTC peripheral base pointers */
#define RTC BASE PTRS
                                                 { RTC }
/* -----
```

⁻⁻ RTC - Register accessor macros

```
---- */
/*!
* @addtogroup RTC Register Accessor Macros RTC - Register accessor
macros
* @ {
 */
/* RTC - Register instance definitions */
/* RTC */
#define RTC TSR
                                             RTC TSR REG(RTC)
                                              RTC TPR REG(RTC)
#define RTC TPR
#define RTC TAR
                                              RTC TAR REG(RTC)
#define RTC TCR
                                              RTC TCR REG(RTC)
#define RTC CR
                                              RTC CR REG(RTC)
#define RTC SR
                                             RTC SR REG(RTC)
#define RTC LR
                                              RTC LR REG(RTC)
#define RTC IER
                                              RTC IER REG(RTC)
/ * !
* @}
 */ /* end of group RTC_Register_Accessor_Macros */
/ * !
* @ }
 */ /* end of group RTC Peripheral Access Layer */
/* -----
_____
  -- SIM Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup SIM Peripheral Access Layer SIM Peripheral Access Layer
 * @ {
 */
/** SIM - Register Layout Typedef */
typedef struct {
  __IO uint32_t SOPT1;
                                               /**< System Options
Register 1, offset: 0x0 */
  __IO uint32_t SOPT1CFG;
                                               /**< SOPT1
Configuration Register, offset: 0x4 */
     uint8 t RESERVED 0[4092];
  IO uint32 t SOPT2;
                                               /**< System Options
Register 2, offset: 0x1004 */
      uint8 t RESERVED 1[4];
   IO uint3\overline{2} t SOPT4;
                                               /**< System Options
Register 4, offset: 0x100C */
  IO uint32 t SOPT5;
                                               /**< System Options
Register 5, offset: 0x1010 */
      uint8 t RESERVED 2[4];
   IO uint32 t SOPT7;
                                               /**< System Options
Register 7, offset: 0x1018 */
      uint8 t RESERVED 3[8];
```

```
_I uint32_t SDID;
                                                /**< System Device
Identification Register, offset: 0x1024 */
      uint8_t RESERVED_4[12];
   _IO uint32_t SCGC4;
                                                 /**< System Clock
Gating Control Register 4, offset: 0x1034 */
  IO uint32 t SCGC5;
                                                 /**< System Clock
Gating Control Register 5, offset: 0x1038 */
   IO uint32 t SCGC6;
                                                 /**< System Clock
Gating Control Register 6, offset: 0x103C */
   IO uint32 t SCGC7;
                                                 /**< System Clock
Gating Control Register 7, offset: 0x1040 */
  __IO uint32_t CLKDIV1;
                                                 /**< System Clock
Divider Register 1, offset: 0x1044 */
     uint8 t RESERVED 5[4];
                                                 /**< Flash
   IO uint32 t FCFG1;
Configuration Register 1, offset: 0x104C */
   I uint32 t FCFG2;
                                                /**< Flash
Configuration Register 2, offset: 0x1050 */
     uint8 t RESERVED 6[4];
   I uint3\overline{2}_t UIDMH;
Identification Register Mid-High, offset: 0x1058 */
  I uint32 t UIDML;
Identification Register Mid Low, offset: 0x105C */
  I uint32 t UIDL;
Identification Register Low, offset: 0x1060 */
      uint8 t RESERVED 7[156];
  IO uint32 t COPC;
                                                /**< COP Control
Register, offset: 0x1100 */
 O uint32 t SRVCOP;
                                                /**< Service COP
Register, offset: 0x1104 */
} SIM Type, *SIM MemMapPtr;
/* -----
  -- SIM - Register accessor macros
  ______
---- */
/*!
* @addtogroup SIM Register Accessor Macros SIM - Register accessor
* @ {
 * /
/* SIM - Register accessors */
#define SIM SOPT1 REG(base)
                                               ((base)->SOPT1)
#define SIM SOPT1CFG REG(base)
                                               ((base) ->SOPT1CFG)
#define SIM SOPT2 REG(base)
                                               ((base) ->SOPT2)
#define SIM SOPT4 REG(base)
                                               ((base)->SOPT4)
#define SIM SOPT5 REG(base)
                                               ((base) ->SOPT5)
#define SIM_SOPT7_REG(base)
                                               ((base) ->SOPT7)
#define SIM_SDID_REG(base)
                                               ((base)->SDID)
#define SIM_SCGC4_REG(base)
                                               ((base)->SCGC4)
#define SIM_SCGC5_REG(base)
                                               ((base)->SCGC5)
#define SIM SCGC6 REG(base)
                                               ((base)->SCGC6)
#define SIM SCGC7 REG(base)
                                               ((base)->SCGC7)
#define SIM CLKDIV1 REG(base)
                                               ((base)->CLKDIV1)
#define SIM FCFG1 REG(base)
                                               ((base) ->FCFG1)
#define SIM FCFG2 REG(base)
                                               ((base)->FCFG2)
```

```
#define SIM UIDMH REG(base)
                                                ((base)->UIDMH)
#define SIM UIDML REG(base)
                                                ((base)->UIDML)
#define SIM UIDL REG(base)
                                                ((base)->UIDL)
#define SIM_COPC_REG(base)
                                                ((base)->COPC)
#define SIM SRVCOP REG(base)
                                                ((base)->SRVCOP)
/*!
* @ }
 */ /* end of group SIM Register Accessor Macros */
/* -----
  -- SIM Register Masks
---- */
/*!
 * @addtogroup SIM Register Masks SIM Register Masks
 * /
/* SOPT1 Bit Fields */
#define SIM SOPT1 OSC32KSEL MASK
                                              0xC0000u
#define SIM SOPT1 OSC32KSEL SHIFT
                                               18
#define SIM SOPT1 OSC32KSEL WIDTH
#define SIM SOPT1 OSC32KSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 OSC32KSEL SHIFT)) &SIM SOPT1 OSC32
KSEL MASK)
#define SIM SOPT1 USBVSTBY MASK
                                               0x20000000u
                                               29
#define SIM SOPT1 USBVSTBY SHIFT
#define SIM SOPT1 USBVSTBY WIDTH
#define SIM SOPT1 USBVSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBVSTBY SHIFT)) & SIM SOPT1 USBVST
BY MASK)
#define SIM SOPT1 USBSSTBY MASK
                                               0x40000000u
#define SIM_SOPT1_USBSSTBY_SHIFT
                                                30
#define SIM_SOPT1_USBSSTBY_WIDTH
#define SIM SOPT1 USBSSTBY(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBSSTBY SHIFT)) &SIM SOPT1 USBSST
#define SIM SOPT1 USBREGEN MASK
                                               0x80000000u
#define SIM SOPT1 USBREGEN SHIFT
                                               31
#define SIM SOPT1 USBREGEN WIDTH
#define SIM SOPT1 USBREGEN(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1 USBREGEN SHIFT)) & SIM SOPT1 USBREG
EN MASK)
/* SOPT1CFG Bit Fields */
#define SIM SOPT1CFG URWE MASK
                                               0x1000000u
#define SIM SOPT1CFG URWE SHIFT
                                               24
#define SIM SOPT1CFG URWE WIDTH
#define SIM SOPT1CFG URWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG URWE SHIFT)) &SIM SOPT1CFG URWE
MASK)
#define SIM SOPT1CFG UVSWE MASK
                                               0x2000000u
                                               25
#define SIM SOPT1CFG UVSWE SHIFT
#define SIM SOPT1CFG UVSWE WIDTH
#define SIM SOPT1CFG UVSWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG UVSWE SHIFT)) &SIM SOPT1CFG UVS
WE MASK)
```

```
#define SIM SOPT1CFG USSWE MASK
                                                 0x4000000u
#define SIM SOPT1CFG USSWE SHIFT
                                                  26
#define SIM_SOPT1CFG_USSWE_WIDTH
#define SIM_SOPT1CFG_USSWE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT1CFG USSWE SHIFT)) & SIM SOPT1CFG USS
WE MASK)
/* SOPT2 Bit Fields */
#define SIM SOPT2 RTCCLKOUTSEL MASK
                                                 0x10u
#define SIM SOPT2 RTCCLKOUTSEL SHIFT
#define SIM SOPT2 RTCCLKOUTSEL WIDTH
                                                  1
#define SIM SOPT2 RTCCLKOUTSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 RTCCLKOUTSEL SHIFT)) &SIM SOPT2 RT
CCLKOUTSEL MASK)
#define SIM SOPT2 CLKOUTSEL MASK
                                                  0xE0u
#define SIM SOPT2 CLKOUTSEL SHIFT
                                                   5
                                                   3
#define SIM SOPT2 CLKOUTSEL WIDTH
#define SIM SOPT2 CLKOUTSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 CLKOUTSEL SHIFT)) &SIM SOPT2 CLKOU
TSEL MASK)
#define SIM SOPT2 PLLFLLSEL MASK
                                                  0x10000u
#define SIM_SOPT2_PLLFLLSEL_SHIFT
                                                  16
#define SIM SOPT2 PLLFLLSEL WIDTH
#define SIM SOPT2 PLLFLLSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 PLLFLLSEL SHIFT)) &SIM SOPT2 PLLFL
LSEL MASK)
#define SIM SOPT2 USBSRC MASK
                                                  0x40000u
#define SIM SOPT2 USBSRC SHIFT
                                                  18
#define SIM SOPT2 USBSRC WIDTH
#define SIM SOPT2 USBSRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT2 USBSRC SHIFT))&SIM SOPT2 USBSRC M
ASK)
#define SIM SOPT2 TPMSRC MASK
                                                  0x3000000u
#define SIM SOPT2 TPMSRC SHIFT
                                                  24
#define SIM SOPT2 TPMSRC WIDTH
#define SIM SOPT2 TPMSRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT2 TPMSRC SHIFT))&SIM SOPT2 TPMSRC M
#define SIM_SOPT2_UARTOSRC_MASK
                                                  0xC000000u
#define SIM SOPT2 UARTOSRC SHIFT
                                                  26
#define SIM SOPT2 UARTOSRC WIDTH
#define SIM SOPT2 UARTOSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT2 UARTOSRC SHIFT)) & SIM SOPT2 UARTOS
RC MASK)
/* SOPT4 Bit Fields */
#define SIM_SOPT4_TPM1CH0SRC_MASK
                                                  0x40000u
#define SIM_SOPT4_TPM1CH0SRC_SHIFT
                                                  18
#define SIM SOPT4 TPM1CH0SRC WIDTH
#define SIM SOPT4 TPM1CH0SRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT4 TPM1CH0SRC SHIFT))&SIM SOPT4 TPM1
CHOSRC MASK)
#define SIM SOPT4 TPM2CH0SRC MASK
                                                  0x100000u
#define SIM SOPT4 TPM2CH0SRC SHIFT
                                                  20
#define SIM_SOPT4_TPM2CH0SRC_WIDTH
#define SIM_SOPT4_TPM2CH0SRC(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT4 TPM2CHOSRC SHIFT))&SIM SOPT4 TPM2
CHOSRC MASK)
                                                 0x1000000u
#define SIM SOPT4 TPMOCLKSEL MASK
#define SIM SOPT4 TPMOCLKSEL SHIFT
                                                  24
#define SIM_SOPT4 TPM0CLKSEL WIDTH
                                                  1
```

```
#define SIM SOPT4 TPMOCLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM0CLKSEL SHIFT)) &SIM SOPT4 TPM0
CLKSEL MASK)
#define SIM_SOPT4_TPM1CLKSEL_MASK
                                                  0x2000000u
#define SIM SOPT4 TPM1CLKSEL SHIFT
                                                  25
#define SIM SOPT4 TPM1CLKSEL WIDTH
#define SIM SOPT4 TPM1CLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM1CLKSEL SHIFT)) &SIM SOPT4 TPM1
CLKSEL MASK)
#define SIM SOPT4 TPM2CLKSEL MASK
                                                  0x4000000u
#define SIM SOPT4 TPM2CLKSEL SHIFT
                                                  26
#define SIM_SOPT4_TPM2CLKSEL_WIDTH
#define SIM SOPT4 TPM2CLKSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT4 TPM2CLKSEL SHIFT)) &SIM SOPT4 TPM2
CLKSEL MASK)
/* SOPT5 Bit Fields */
#define SIM SOPT5 UARTOTXSRC MASK
                                                  0x3u
#define SIM SOPT5 UARTOTXSRC_SHIFT
#define SIM SOPT5 UARTOTXSRC WIDTH
#define SIM SOPT5 UARTOTXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UARTOTXSRC SHIFT)) &SIM SOPT5 UART
OTXSRC MASK)
#define SIM SOPT5 UARTORXSRC MASK
                                                  0x4u
#define SIM SOPT5 UARTORXSRC SHIFT
#define SIM SOPT5 UARTORXSRC WIDTH
#define SIM SOPT5 UARTORXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UARTORXSRC SHIFT)) &SIM SOPT5 UART
ORXSRC MASK)
#define SIM SOPT5 UART1TXSRC MASK
                                                  0x30u
#define SIM SOPT5 UART1TXSRC SHIFT
#define SIM SOPT5 UART1TXSRC WIDTH
#define SIM SOPT5 UART1TXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART1TXSRC SHIFT)) &SIM SOPT5 UART
1TXSRC MASK)
#define SIM SOPT5 UART1RXSRC MASK
                                                  0x40u
#define SIM SOPT5 UART1RXSRC
                                                  6
#define SIM_SOPT5_UART1RXSRC_WIDTH
                                                  1
#define SIM_SOPT5_UART1RXSRC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT5 UART1RXSRC SHIFT)) &SIM SOPT5 UART
1RXSRC MASK)
#define SIM SOPT5 UARTOODE MASK
                                                  0x10000u
#define SIM SOPT5 UARTOODE SHIFT
                                                  16
#define SIM SOPT5 UARTOODE WIDTH
#define SIM SOPT5 UARTOODE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART0ODE SHIFT))&SIM SOPT5 UART00
DE MASK)
#define SIM SOPT5 UART10DE MASK
                                                  0x20000u
#define SIM SOPT5 UART1ODE SHIFT
                                                  17
#define SIM SOPT5 UART10DE WIDTH
#define SIM SOPT5 UART1ODE(x)
(((uint32 t)(((uint32 t)(x)) <<SIM SOPT5 UART10DE SHIFT)) &SIM SOPT5 UART10
DE MASK)
#define SIM SOPT5 UART2ODE MASK
                                                  0x40000u
#define SIM_SOPT5_UART2ODE_SHIFT
                                                  18
#define SIM_SOPT5_UART2ODE_WIDTH
#define SIM SOPT5 UART2ODE(x)
(((uint32 t)(((uint32 t)(x))<<SIM SOPT5 UART2ODE SHIFT))&SIM SOPT5 UART2O
/* SOPT7 Bit Fields */
#define SIM SOPT7 ADCOTRGSEL MASK
                                                  0xFu
```

```
#define SIM SOPT7 ADCOTRGSEL SHIFT
                                                  0
#define SIM SOPT7 ADCOTRGSEL WIDTH
#define SIM_SOPT7_ADCOTRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADC0TRGSEL SHIFT)) &SIM SOPT7 ADC0
TRGSEL MASK)
#define SIM SOPT7 ADCOPRETRGSEL MASK
                                                  0 \times 1011
#define SIM SOPT7 ADCOPRETRGSEL SHIFT
                                                   4
#define SIM SOPT7 ADCOPRETRGSEL WIDTH
#define SIM SOPT7 ADCOPRETRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADCOPRETRGSEL SHIFT)) & SIM SOPT7 A
DCOPRETRGSEL MASK)
#define SIM_SOPT7_ADCOALTTRGEN_MASK
                                                   0x80u
#define SIM SOPT7 ADCOALTTRGEN SHIFT
#define SIM SOPT7 ADCOALTTRGEN WIDTH
                                                   1
#define SIM SOPT7 ADCOALTTRGEN(x)
(((uint32 t)(((uint32 t)(x)) << SIM SOPT7 ADCOALTTRGEN SHIFT))&SIM SOPT7 AD
COALTTRGEN MASK)
/* SDID Bit Fields */
#define SIM SDID PINID MASK
                                                  0xFu
#define SIM SDID PINID SHIFT
#define SIM SDID PINID WIDTH
#define SIM SDID PINID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID PINID SHIFT)) & SIM SDID PINID MASK)
#define SIM SDID DIEID MASK
                                                  0xF80u
#define SIM SDID DIEID SHIFT
#define SIM SDID DIEID WIDTH
#define SIM SDID DIEID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID DIEID SHIFT)) & SIM SDID DIEID MASK)
#define SIM SDID REVID MASK
                                                  0xF000u
#define SIM SDID REVID SHIFT
                                                   12
#define SIM SDID REVID WIDTH
#define SIM SDID REVID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID REVID SHIFT)) & SIM SDID REVID MASK)
#define SIM SDID SRAMSIZE MASK
                                                  0xF0000u
#define SIM SDID SRAMSIZE SHIFT
                                                   16
#define SIM SDID SRAMSIZE WIDTH
                                                   4
#define SIM SDID SRAMSIZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SRAMSIZE SHIFT))&SIM SDID SRAMSIZE
#define SIM SDID SERIESID MASK
                                                  0xF00000u
#define SIM SDID SERIESID SHIFT
                                                  20
#define SIM SDID SERIESID WIDTH
#define SIM SDID SERIESID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SERIESID SHIFT))&SIM SDID SERIESID
#define SIM_SDID_SUBFAMID_MASK
                                                  0xF000000u
#define SIM SDID SUBFAMID SHIFT
                                                   24
#define SIM SDID SUBFAMID WIDTH
                                                   4
#define SIM SDID SUBFAMID(x)
(((uint32 t)(((uint32 t)(x)) << SIM SDID SUBFAMID SHIFT))&SIM SDID SUBFAMID
MASK)
#define SIM SDID FAMID MASK
                                                  0xF0000000u
#define SIM SDID FAMID SHIFT
                                                   28
#define SIM_SDID_FAMID_WIDTH
#define SIM SDID FAMID(x)
(((uint32 t) (((uint32 t)(x)) << SIM SDID FAMID SHIFT)) & SIM SDID FAMID MASK)
/* SCGC4 Bit Fields */
#define SIM SCGC4 I2C0 MASK
                                                   0x40u
#define SIM SCGC4 I2C0 SHIFT
                                                   6
#define SIM SCGC4 I2C0 WIDTH
                                                   1
```

```
#define SIM SCGC4 I2C0(x)
(((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_I2C0\_SHIFT)) \& SIM\_SCGC4\_I2C0\_MASK)
#define SIM_SCGC4_I2C1_MASK
                                                   0x80u
#define SIM_SCGC4_I2C1_SHIFT
#define SIM_SCGC4_I2C1_WIDTH
                                                   1
#define SIM SCGC4 I2C1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 I2C1 SHIFT)) & SIM SCGC4 I2C1 MASK)
#define SIM SCGC4 UARTO MASK
                                                   0x400u
#define SIM SCGC4 UARTO SHIFT
                                                   10
#define SIM SCGC4 UARTO WIDTH
                                                   1
#define SIM SCGC4 UARTO(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UARTO SHIFT)) & SIM SCGC4 UARTO MAS
K)
#define SIM SCGC4 UART1 MASK
                                                   0x800u
#define SIM SCGC4 UART1 SHIFT
                                                   11
#define SIM SCGC4 UART1 WIDTH
                                                   1
#define SIM SCGC4 UART1(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC4 UART1 SHIFT))&SIM SCGC4 UART1 MAS
#define SIM SCGC4 UART2 MASK
                                                   0x1000u
#define SIM SCGC4 UART2 SHIFT
                                                   12
#define SIM SCGC4 UART2 WIDTH
                                                   1
#define SIM SCGC4 UART2(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 UART2 SHIFT)) & SIM SCGC4 UART2 MAS
#define SIM SCGC4 USBOTG MASK
                                                   0x40000u
#define SIM SCGC4 USBOTG SHIFT
                                                   18
#define SIM SCGC4 USBOTG WIDTH
#define SIM SCGC4 USBOTG(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 USBOTG SHIFT)) & SIM SCGC4 USBOTG M
ASK)
#define SIM SCGC4 CMP MASK
                                                   0x80000u
#define SIM SCGC4 CMP SHIFT
                                                   19
#define SIM SCGC4 CMP WIDTH
#define SIM SCGC4 CMP(x)
(((uint32 t)(((uint32 t)(x))<<SIM SCGC4 CMP SHIFT))&SIM SCGC4 CMP MASK)
#define SIM_SCGC4_SPI0_MASK
                                                   0x400000u
#define SIM_SCGC4_SPI0_SHIFT
                                                   22
#define SIM_SCGC4_SPI0_WIDTH
#define SIM SCGC4 SPIO(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC4 SPIO SHIFT)) & SIM SCGC4 SPIO MASK)
#define SIM SCGC4 SPI1 MASK
                                                   0x800000u
#define SIM SCGC4 SPI1 SHIFT
                                                   23
#define SIM SCGC4 SPI1 WIDTH
                                                   1
#define SIM SCGC4 SPI1(x)
(((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC4\_SPI1\_SHIFT)) \& SIM\_SCGC4\_SPI1\_MASK)
/* SCGC5 Bit Fields */
#define SIM SCGC5 LPTMR MASK
                                                   0x1u
#define SIM SCGC5 LPTMR SHIFT
                                                   0
#define SIM SCGC5 LPTMR WIDTH
                                                   1
#define SIM SCGC5 LPTMR(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 LPTMR SHIFT)) & SIM SCGC5 LPTMR MAS
#define SIM SCGC5 TSI MASK
                                                   0x20u
#define SIM_SCGC5_TSI_SHIFT
                                                   5
#define SIM_SCGC5_TSI_WIDTH
                                                   1
#define SIM SCGC5 TSI(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 TSI SHIFT)) & SIM SCGC5 TSI MASK)
#define SIM SCGC5 PORTA MASK
                                                   0x200u
#define SIM SCGC5 PORTA SHIFT
                                                   9
```

```
#define SIM SCGC5 PORTA WIDTH
                                                   1
#define SIM SCGC5 PORTA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTA SHIFT)) & SIM SCGC5 PORTA MAS
#define SIM SCGC5 PORTB MASK
                                                   0x400u
#define SIM SCGC5 PORTB SHIFT
                                                   10
#define SIM SCGC5 PORTB WIDTH
                                                   1
#define SIM SCGC5 PORTB(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTB SHIFT)) &SIM SCGC5 PORTB MAS
K)
#define SIM SCGC5 PORTC MASK
                                                   0x800u
#define SIM SCGC5 PORTC SHIFT
                                                   11
#define SIM SCGC5 PORTC WIDTH
#define SIM SCGC5 PORTC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTC SHIFT)) & SIM SCGC5 PORTC MAS
#define SIM SCGC5 PORTD MASK
                                                   0x1000u
#define SIM SCGC5 PORTD SHIFT
                                                   12
#define SIM SCGC5 PORTD WIDTH
#define SIM SCGC5 PORTD(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTD SHIFT)) & SIM SCGC5 PORTD MAS
#define SIM SCGC5 PORTE MASK
                                                   0x2000u
#define SIM SCGC5 PORTE SHIFT
                                                   13
#define SIM SCGC5 PORTE WIDTH
                                                   1
#define SIM SCGC5 PORTE(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC5 PORTE SHIFT)) & SIM SCGC5 PORTE MAS
/* SCGC6 Bit Fields */
#define SIM SCGC6 FTF MASK
                                                   0x1u
#define SIM SCGC6 FTF SHIFT
                                                   \cap
#define SIM SCGC6 FTF WIDTH
#define SIM SCGC6 FTF(x)
(((uint32\_t)(((uint32\_t)(x)) << SIM\_SCGC6\_FTF\_SHIFT)) \& SIM\_SCGC6\_FTF\_MASK)
#define SIM SCGC6 DMAMUX MASK
                                                   0x2u
#define SIM SCGC6 DMAMUX SHIFT
                                                   1
#define SIM_SCGC6_DMAMUX_WIDTH
                                                   1
#define SIM_SCGC6_DMAMUX(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 DMAMUX SHIFT)) & SIM SCGC6 DMAMUX M
ASK)
#define SIM SCGC6 PIT MASK
                                                   0x800000u
#define SIM SCGC6 PIT SHIFT
                                                   23
#define SIM SCGC6 PIT WIDTH
#define SIM SCGC6 PIT(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 PIT SHIFT))&SIM SCGC6 PIT MASK)
#define SIM_SCGC6_TPM0_MASK
                                                   0x1000000u
#define SIM SCGC6 TPM0 SHIFT
                                                   24
#define SIM SCGC6 TPM0 WIDTH
                                                   1
#define SIM SCGC6 TPM0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPMO SHIFT)) & SIM SCGC6 TPMO MASK)
#define SIM SCGC6 TPM1 MASK
                                                   0x2000000u
#define SIM SCGC6 TPM1 SHIFT
                                                   25
#define SIM_SCGC6_TPM1_WIDTH
#define SIM_SCGC6_TPM1(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM1 SHIFT)) & SIM SCGC6 TPM1 MASK)
#define SIM SCGC6 TPM2 MASK
                                                   0x4000000u
#define SIM SCGC6 TPM2 SHIFT
                                                   26
#define SIM SCGC6 TPM2 WIDTH
#define SIM SCGC6 TPM2(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 TPM2 SHIFT)) & SIM SCGC6 TPM2 MASK)
```

```
#define SIM SCGC6 ADC0 MASK
                                                  0x8000000u
#define SIM SCGC6 ADC0 SHIFT
                                                  27
#define SIM_SCGC6 ADC0 WIDTH
                                                  1
#define SIM_SCGC6_ADC0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 ADC0 SHIFT)) & SIM SCGC6 ADC0 MASK)
#define SIM SCGC6 RTC MASK
                                                  0x20000000u
#define SIM SCGC6 RTC SHIFT
                                                  29
#define SIM SCGC6 RTC WIDTH
#define SIM SCGC6 RTC(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 RTC SHIFT)) &SIM SCGC6 RTC MASK)
#define SIM SCGC6 DACO MASK
                                                  0x80000000u
#define SIM SCGC6 DAC0 SHIFT
                                                  31
#define SIM SCGC6 DAC0 WIDTH
#define SIM SCGC6 DAC0(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC6 DAC0 SHIFT)) & SIM SCGC6 DAC0 MASK)
/* SCGC7 Bit Fields */
#define SIM SCGC7 DMA MASK
                                                  0x100u
#define SIM SCGC7 DMA SHIFT
                                                  8
#define SIM SCGC7 DMA WIDTH
                                                  1
#define SIM SCGC7 DMA(x)
(((uint32 t)(((uint32 t)(x)) << SIM SCGC7 DMA SHIFT))&SIM SCGC7 DMA MASK)
/* CLKDIV1 Bit Fields */
#define SIM CLKDIV1 OUTDIV4 MASK
                                                  0x70000u
#define SIM CLKDIV1 OUTDIV4 SHIFT
                                                  16
#define SIM CLKDIV1 OUTDIV4 WIDTH
                                                  3
#define SIM CLKDIV1 OUTDIV4(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV4 SHIFT)) &SIM CLKDIV1 OUT
DIV4 MASK)
#define SIM CLKDIV1 OUTDIV1 MASK
                                                  0xF0000000u
#define SIM_CLKDIV1_OUTDIV1_SHIFT
                                                  28
#define SIM_CLKDIV1_OUTDIV1 WIDTH
#define SIM CLKDIV1 OUTDIV1(x)
(((uint32 t)(((uint32 t)(x)) << SIM CLKDIV1 OUTDIV1 SHIFT)) &SIM CLKDIV1 OUT
DIV1 MASK)
/* FCFG1 Bit Fields */
#define SIM FCFG1 FLASHDIS MASK
                                                  0x1u
#define SIM_FCFG1_FLASHDIS_SHIFT
#define SIM_FCFG1_FLASHDIS_WIDTH
#define SIM FCFG1 FLASHDIS(x)
(((uint32 t)(((uint32 t)(x))<<SIM FCFG1 FLASHDIS SHIFT))&SIM FCFG1 FLASHD
#define SIM FCFG1 FLASHDOZE MASK
                                                  0x2u
#define SIM_FCFG1_FLASHDOZE_SHIFT
                                                  1
#define SIM FCFG1 FLASHDOZE WIDTH
                                                  1
#define SIM FCFG1 FLASHDOZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG1 FLASHDOZE SHIFT)) &SIM FCFG1 FLASH
DOZE MASK)
#define SIM FCFG1 PFSIZE MASK
                                                  0xF000000u
#define SIM FCFG1 PFSIZE SHIFT
                                                  24
#define SIM FCFG1 PFSIZE WIDTH
                                                  4
#define SIM FCFG1 PFSIZE(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG1 PFSIZE SHIFT)) & SIM FCFG1 PFSIZE M
ASK)
/* FCFG2 Bit Fields */
#define SIM FCFG2 MAXADDR0 MASK
                                                  0x7F000000u
#define SIM FCFG2 MAXADDR0 SHIFT
                                                  24
#define SIM FCFG2 MAXADDR0 WIDTH
#define SIM FCFG2 MAXADDR0(x)
(((uint32 t)(((uint32 t)(x)) << SIM FCFG2 MAXADDRO SHIFT)) & SIM FCFG2 MAXADD
R0 MASK)
```

```
/* UIDMH Bit Fields */
#define SIM UIDMH UID MASK
                                                   0xFFFFu
#define SIM_UIDMH_UID_SHIFT
#define SIM_UIDMH_UID_WIDTH
                                                   16
#define SIM UIDMH UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDMH UID SHIFT))&SIM UIDMH UID MASK)
/* UIDML Bit Fields */
#define SIM UIDML UID MASK
                                                   0xFFFFFFFu
#define SIM UIDML UID SHIFT
                                                   0
#define SIM UIDML UID WIDTH
                                                   32
#define SIM UIDML UID(x)
(((uint32_t)(((uint32_t)(x)) << SIM_UIDML_UID_SHIFT)) & SIM_UIDML_UID_MASK)
/* UIDL Bit Fields */
#define SIM UIDL UID MASK
                                                   0xFFFFFFFFu
#define SIM UIDL UID SHIFT
                                                   0
#define SIM UIDL UID WIDTH
                                                   32
#define SIM UIDL UID(x)
(((uint32 t)(((uint32 t)(x)) << SIM UIDL UID SHIFT)) & SIM UIDL UID MASK)
/* COPC Bit Fields */
#define SIM COPC COPW MASK
                                                   0x1u
#define SIM_COPC_COPW_SHIFT
                                                   \cap
#define SIM COPC COPW WIDTH
                                                   1
#define SIM COPC COPW(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPW SHIFT)) & SIM COPC COPW MASK)
#define SIM COPC COPCLKS MASK
                                                   0x2u
#define SIM COPC COPCLKS SHIFT
                                                   1
#define SIM COPC COPCLKS WIDTH
                                                   1
#define SIM COPC COPCLKS(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPCLKS SHIFT)) & SIM COPC COPCLKS M
ASK)
#define SIM COPC COPT MASK
                                                   0xCu
#define SIM COPC COPT SHIFT
                                                   2
#define SIM COPC COPT WIDTH
                                                   2
#define SIM COPC COPT(x)
(((uint32 t)(((uint32 t)(x)) << SIM COPC COPT SHIFT)) & SIM COPC COPT MASK)
/* SRVCOP Bit Fields */
#define SIM SRVCOP SRVCOP MASK
                                                   0xFFu
#define SIM_SRVCOP_SRVCOP_SHIFT
                                                   0
#define SIM SRVCOP SRVCOP WIDTH
                                                   8
#define SIM SRVCOP SRVCOP(x)
(((uint32 t)(((uint32 t)(x)) << SIM SRVCOP SRVCOP SHIFT))&SIM SRVCOP SRVCOP
MASK)
/*!
* @ }
 */ /* end of group SIM Register Masks */
/* SIM - Peripheral instance base addresses */
/** Peripheral SIM base address */
#define SIM BASE
                                                   (0x40047000u)
/** Peripheral SIM base pointer */
#define SIM
                                                   ((SIM Type *)SIM BASE)
#define SIM BASE PTR
                                                   (SIM)
/** Array initializer of SIM peripheral base addresses */
#define SIM BASE ADDRS
                                                  { SIM BASE }
/** Array initializer of SIM peripheral base pointers */
#define SIM BASE PTRS
                                                   { SIM }
```

```
-- SIM - Register accessor macros
---- */
/*!
 * @addtogroup SIM Register Accessor Macros SIM - Register accessor
macros
* @ {
 */
/* SIM - Register instance definitions */
/* SIM */
#define SIM SOPT1
                                             SIM SOPT1 REG(SIM)
#define SIM SOPT1CFG
                                             SIM SOPT1CFG REG(SIM)
#define SIM SOPT2
                                             SIM SOPT2 REG(SIM)
#define SIM SOPT4
                                             SIM SOPT4 REG(SIM)
#define SIM SOPT5
                                             SIM SOPT5_REG(SIM)
#define SIM SOPT7
                                             SIM SOPT7 REG(SIM)
#define SIM SDID
                                             SIM SDID REG(SIM)
#define SIM_SCGC4
                                             SIM SCGC4 REG(SIM)
#define SIM SCGC5
                                             SIM SCGC5 REG(SIM)
#define SIM SCGC6
                                             SIM SCGC6 REG(SIM)
                                             SIM SCGC7 REG(SIM)
#define SIM SCGC7
#define SIM CLKDIV1
                                             SIM CLKDIV1 REG(SIM)
#define SIM FCFG1
                                             SIM FCFG1 REG(SIM)
#define SIM FCFG2
                                             SIM FCFG2 REG(SIM)
#define SIM UIDMH
                                             SIM UIDMH REG(SIM)
#define SIM UIDML
                                             SIM UIDML REG(SIM)
#define SIM UIDL
                                             SIM UIDL REG(SIM)
#define SIM COPC
                                             SIM COPC REG(SIM)
#define SIM SRVCOP
                                             SIM SRVCOP REG(SIM)
/*!
 */ /* end of group SIM Register Accessor Macros */
/*!
 * @ }
 */ /* end of group SIM Peripheral Access Layer */
/* -----
  -- SMC Peripheral Access Layer
  ______
---- */
/*!
 * @addtogroup SMC Peripheral Access Layer SMC Peripheral Access Layer
 * @ {
*/
/** SMC - Register Layout Typedef */
typedef struct {
 IO uint8 t PMPROT;
                                               /**< Power Mode
Protection register, offset: 0x0 */
```

```
__IO uint8_t PMCTRL;
                                             /**< Power Mode
Control register, offset: 0x1 */
  IO uint8 t STOPCTRL;
                                              /**< Stop Control
Register, offset: 0x2 */
 I uint8 t PMSTAT;
                                              /**< Power Mode Status
register, offset: 0x3 */
} SMC Type, *SMC MemMapPtr;
/* -----
  -- SMC - Register accessor macros
  ______
---- */
/*!
* @addtogroup SMC Register Accessor Macros SMC - Register accessor
macros
* @ {
*/
/* SMC - Register accessors */
#define SMC PMPROT REG(base)
                                            ((base)->PMPROT)
#define SMC PMCTRL REG(base)
                                            ((base)->PMCTRL)
#define SMC STOPCTRL REG(base)
                                            ((base) ->STOPCTRL)
#define SMC_PMSTAT_REG(base)
                                            ((base)->PMSTAT)
/*!
* @ }
*/ /* end of group SMC Register Accessor Macros */
/* -----
  -- SMC Register Masks
---- */
/*!
* @addtogroup SMC Register Masks SMC Register Masks
* @ {
*/
/* PMPROT Bit Fields */
#define SMC_PMPROT AVLLS MASK
                                            0x2u
#define SMC_PMPROT_AVLLS_SHIFT
                                            1
#define SMC_PMPROT_AVLLS_WIDTH
#define SMC PMPROT AVLLS(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMPROT AVLLS SHIFT)) \&SMC PMPROT AVLLS MAS
#define SMC PMPROT ALLS MASK
                                            0x811
#define SMC PMPROT ALLS SHIFT
                                            3
#define SMC_PMPROT_ALLS_WIDTH
#define SMC_PMPROT_ALLS(x)
(((uint8 t) (((uint8_t)(x)) << SMC_PMPROT_ALLS_SHIFT)) & SMC_PMPROT_ALLS_MASK)
#define SMC PMPROT AVLP MASK
                                           0 \times 2.011
                                            5
#define SMC PMPROT AVLP SHIFT
#define SMC PMPROT AVLP WIDTH
#define SMC PMPROT AVLP(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMPROT AVLP SHIFT)) & SMC PMPROT AVLP MASK)
```

```
/* PMCTRL Bit Fields */
#define SMC PMCTRL STOPM MASK
                                                   0x7u
#define SMC_PMCTRL_STOPM_SHIFT
#define SMC_PMCTRL_STOPM_WIDTH
                                                   3
#define SMC PMCTRL STOPM(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL STOPM SHIFT)) & SMC PMCTRL STOPM MAS
#define SMC PMCTRL STOPA MASK
                                                   0x8u
#define SMC PMCTRL STOPA SHIFT
                                                   3
#define SMC PMCTRL STOPA WIDTH
                                                   1
#define SMC PMCTRL STOPA(x)
(((uint8 t)(((uint8 t)(x)) << SMC PMCTRL STOPA SHIFT)) & SMC PMCTRL STOPA MAS
K)
#define SMC PMCTRL RUNM MASK
                                                   0x60u
#define SMC PMCTRL RUNM SHIFT
                                                   5
#define SMC PMCTRL RUNM WIDTH
                                                   2
#define SMC PMCTRL RUNM(x)
(((uint8 t) (((uint8 t) (x)) << SMC PMCTRL RUNM SHIFT)) & SMC PMCTRL RUNM MASK)
/* STOPCTRL Bit Fields */
#define SMC STOPCTRL VLLSM MASK
                                                   0x7u
#define SMC_STOPCTRL_VLLSM_SHIFT
                                                   \cap
#define SMC STOPCTRL VLLSM WIDTH
                                                   3
#define SMC STOPCTRL VLLSM(x)
(((uint8 t)(((uint8 t)(x)) << SMC STOPCTRL VLLSM SHIFT)) & SMC STOPCTRL VLLSM
MASK)
#define SMC STOPCTRL PORPO MASK
                                                   0x20u
#define SMC STOPCTRL PORPO SHIFT
                                                   5
#define SMC STOPCTRL PORPO WIDTH
                                                   1
#define SMC STOPCTRL PORPO(x)
(((uint8_t) (((uint8_t) (x)) << SMC STOPCTRL PORPO SHIFT)) &SMC STOPCTRL PORPO
MASK)
#define SMC STOPCTRL PSTOPO MASK
                                                   0xC0u
#define SMC STOPCTRL PSTOPO SHIFT
#define SMC STOPCTRL PSTOPO WIDTH
#define SMC STOPCTRL PSTOPO(x)
(((uint8 t)(((uint8 t)(x)) << SMC STOPCTRL PSTOPO SHIFT)) & SMC STOPCTRL PSTO
PO MASK)
/* PMSTAT Bit Fields */
#define SMC PMSTAT PMSTAT MASK
                                                   0x7Fu
#define SMC PMSTAT PMSTAT SHIFT
                                                   0
                                                   7
#define SMC PMSTAT PMSTAT WIDTH
#define SMC PMSTAT PMSTAT(x)
(((uint8 t) (((uint8 t) (x)) << SMC PMSTAT PMSTAT SHIFT)) &SMC PMSTAT PMSTAT M
ASK)
/*!
* @ }
*/ /* end of group SMC Register Masks */
/* SMC - Peripheral instance base addresses */
/** Peripheral SMC base address */
#define SMC BASE
                                                   (0x4007E000u)
/** Peripheral SMC base pointer */
#define SMC
                                                   ((SMC Type *)SMC BASE)
#define SMC BASE PTR
                                                   (SMC)
/** Array initializer of SMC peripheral base addresses */
#define SMC BASE ADDRS
/** Array initializer of SMC peripheral base pointers */
#define SMC BASE PTRS
                                                   { SMC }
```

```
-- SMC - Register accessor macros
---- */
* @addtogroup SMC Register Accessor Macros SMC - Register accessor
macros
* @ {
*/
/* SMC - Register instance definitions */
/* SMC */
#define SMC PMPROT
                                            SMC PMPROT REG(SMC)
#define SMC PMCTRL
                                            SMC PMCTRL REG(SMC)
#define SMC STOPCTRL
                                            SMC STOPCTRL REG(SMC)
#define SMC PMSTAT
                                            SMC PMSTAT REG(SMC)
/*!
* @ }
*/ /* end of group SMC Register Accessor Macros */
/ * !
* @ }
 */ /* end of group SMC Peripheral Access Layer */
/* -----
_____
  -- SPI Peripheral Access Layer
  ______
---- */
* @addtogroup SPI Peripheral Access Layer SPI Peripheral Access Layer
* @ {
*/
/** SPI - Register Layout Typedef */
typedef struct {
                                              /**< SPI control
 __IO uint8_t C1;
register 1, offset: 0x0 */
 __IO uint8_t C2;
                                              /**< SPI control
register 2, offset: 0x1 */
                                              /**< SPI baud rate
 IO uint8 t BR;
register, offset: 0x2 */
 IO uint8 t S;
                                              /**< SPI status
register, offset: 0x3 */
     uint8_t RESERVED_0[1];
   IO uint8_t D;
                                              /**< SPI data
register, offset: 0x5 */
     uint8 t RESERVED 1[1];
                                              /**< SPI match
   IO uint8 t M;
register, offset: 0x7 */
} SPI Type, *SPI MemMapPtr;
```

```
-- SPI - Register accessor macros
---- */
/*!
 * @addtogroup SPI Register Accessor Macros SPI - Register accessor
macros
* @ {
 */
/* SPI - Register accessors */
#define SPI C1 REG(base)
                                                 ((base) -> C1)
#define SPI C2 REG(base)
                                                 ((base) -> C2)
#define SPI BR REG(base)
                                                 ((base) ->BR)
#define SPI S REG(base)
                                                 ((base)->S)
#define SPI D REG(base)
                                                 ((base) ->D)
#define SPI M REG(base)
                                                 ((base) ->M)
/ * !
* @ }
 */ /* end of group SPI Register Accessor Macros */
/* -----
  -- SPI Register Masks
---- */
/*!
 * @addtogroup SPI Register Masks SPI Register Masks
 * @ {
 */
/* C1 Bit Fields */
#define SPI C1 LSBFE MASK
                                                0x1u
#define SPI C1 LSBFE SHIFT
                                                 \cap
#define SPI C1 LSBFE WIDTH
#define SPI C1 LSBFE(x)
(((uint8 t)(((uint8 t)(x)) << PI C1 LSBFE SHIFT)) & SPI C1 LSBFE MASK)
#define SPI C1 SSOE MASK
                                                0x2u
#define SPI_C1_SSOE_SHIFT
#define SPI_C1_SSOE_WIDTH
#define SPI C1 SSOE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SSOE SHIFT)) & SPI C1 SSOE MASK)
#define SPI C1 CPHA MASK
                                                0x4u
#define SPI C1 CPHA SHIFT
#define SPI C1 CPHA WIDTH
#define SPI C1 CPHA(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 CPHA SHIFT)) & SPI C1 CPHA MASK)
#define SPI_C1_CPOL_MASK
                                                0x8u
#define SPI_C1_CPOL_SHIFT
                                                 3
#define SPI C1 CPOL WIDTH
#define SPI C1 CPOL(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 CPOL SHIFT)) & SPI C1 CPOL MASK)
#define SPI C1 MSTR MASK
                                                 0x10u
                                                 4
#define SPI C1 MSTR SHIFT
```

```
#define SPI C1 MSTR WIDTH
                                                   1
#define SPI C1 MSTR(x)
(((uint8_t)(((uint8_t)(x)) << SPI_C1_MSTR_SHIFT)) & SPI_C1_MSTR_MASK)
#define SPI_C1_SPTIE_MASK
                                                   0x20u
#define SPI C1 SPTIE SHIFT
                                                   5
                                                   1
#define SPI C1 SPTIE WIDTH
#define SPI C1 SPTIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPTIE SHIFT)) & SPI C1 SPTIE MASK)
#define SPI C1 SPE MASK
                                                   0 \times 40 u
#define SPI C1 SPE SHIFT
                                                   6
#define SPI_C1_SPE_WIDTH
                                                   1
#define SPI C1 SPE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C1 SPE SHIFT)) & SPI C1 SPE MASK)
#define SPI C1 SPIE MASK
                                                   0x80u
#define SPI C1 SPIE SHIFT
                                                   7
#define SPI C1 SPIE WIDTH
                                                   1
#define SPI C1 SPIE(x)
(((uint8 t) (((uint8 t)(x)) << SPI C1 SPIE SHIFT)) &SPI C1 SPIE MASK)
/* C2 Bit Fields */
#define SPI C2 SPC0 MASK
                                                   0x1u
#define SPI C2 SPC0 SHIFT
                                                   0
                                                   1
#define SPI C2 SPC0 WIDTH
#define SPI C2 SPC0(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPC0 SHIFT)) & SPI C2 SPC0 MASK)
#define SPI C2 SPISWAI MASK
                                                   0x2u
#define SPI C2 SPISWAI SHIFT
                                                   1
#define SPI C2 SPISWAI WIDTH
                                                   1
#define SPI C2 SPISWAI(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPISWAI SHIFT)) & SPI C2 SPISWAI MASK)
#define SPI C2 RXDMAE MASK
                                                   0x4u
                                                   2
#define SPI C2 RXDMAE SHIFT
#define SPI C2 RXDMAE WIDTH
                                                   1
#define SPI C2 RXDMAE(x)
(((uint8 t)(((uint8 t)(x))<<SPI C2 RXDMAE SHIFT))&SPI C2 RXDMAE MASK)
#define SPI C2 BIDIROE MASK
                                                   0x8u
#define SPI C2 BIDIROE SHIFT
                                                   3
#define SPI_C2_BIDIROE_WIDTH
                                                   1
#define SPI_C2_BIDIROE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 BIDIROE SHIFT)) & SPI C2 BIDIROE MASK)
#define SPI C2 MODFEN MASK
                                                   0x10u
#define SPI C2 MODFEN SHIFT
                                                   4
#define SPI C2 MODFEN WIDTH
                                                   1
#define SPI C2 MODFEN(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 MODFEN SHIFT)) & SPI C2 MODFEN MASK)
#define SPI_C2_TXDMAE_MASK
                                                   0x20u
#define SPI_C2_TXDMAE_SHIFT
                                                   5
                                                   1
#define SPI_C2_TXDMAE_WIDTH
#define SPI C2 TXDMAE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 TXDMAE SHIFT)) & SPI C2 TXDMAE MASK)
#define SPI C2 SPMIE MASK
                                                   0x80u
#define SPI C2 SPMIE SHIFT
                                                   7
#define SPI C2 SPMIE WIDTH
                                                   1
#define SPI C2 SPMIE(x)
(((uint8 t)(((uint8 t)(x)) << SPI C2 SPMIE SHIFT)) & SPI C2 SPMIE MASK)
/* BR Bit Fields */
#define SPI BR SPR MASK
                                                   0xFu
#define SPI BR SPR SHIFT
                                                   0
#define SPI BR SPR WIDTH
                                                   4
#define SPI BR SPR(x)
(((uint8 t)(((uint8 t)(x))<<SPI BR SPR SHIFT))&SPI BR SPR MASK)
```

```
#define SPI BR SPPR MASK
                                                   0x70u
#define SPI BR SPPR SHIFT
                                                   4
#define SPI_BR_SPPR_WIDTH
                                                   3
#define SPI BR SPPR(x)
(((uint8 t)(((uint8 t)(x)) << SPI BR SPPR SHIFT)) & SPI BR SPPR MASK)
/* S Bit Fields */
#define SPI S MODF MASK
                                                   0x10u
#define SPI S MODF SHIFT
                                                   4
#define SPI S MODF WIDTH
                                                   1
#define SPI S MODF(x)
(((uint8_t)(((uint8_t)(x))<<SPI_S_MODF_SHIFT))&SPI S MODF MASK)</pre>
#define SPI_S_SPTEF_MASK
                                                   0x20u
#define SPI S SPTEF SHIFT
                                                   5
                                                   1
#define SPI S SPTEF WIDTH
#define SPI S SPTEF(x)
(((uint8 t)(((uint8 t)(x)) << SPI S SPTEF SHIFT)) & SPI S SPTEF MASK)
#define SPI S SPMF MASK
                                                   0x40u
#define SPI S SPMF SHIFT
                                                   6
#define SPI S SPMF WIDTH
                                                   1
#define SPI S SPMF(x)
(((uint8 t)(((uint8 t)(x))<<SPI S SPMF SHIFT))&SPI S SPMF MASK)
#define SPI S SPRF MASK
                                                   0x80u
#define SPI S SPRF SHIFT
                                                   7
#define SPI S SPRF WIDTH
                                                   1
#define SPI S SPRF(x)
(((uint8 t)(((uint8 t)(x)) << SPI S SPRF SHIFT)) & SPI S SPRF MASK)
/* D Bit Fields */
#define SPI D Bits MASK
                                                   0xFFu
#define SPI D Bits SHIFT
                                                   0
#define SPI_D_Bits_WIDTH
#define SPI D Bits(x)
(((uint8 t)(((uint8 t)(x))<<SPI D Bits SHIFT))&SPI D Bits MASK)
/* M Bit Fields */
#define SPI M Bits MASK
                                                   0xFFu
#define SPI M Bits SHIFT
                                                   \cap
#define SPI M Bits WIDTH
                                                   8
#define SPI M Bits(x)
(((uint8 t)(((uint8 t)(x))<<SPI M Bits SHIFT))&SPI M Bits MASK)
/*!
* @ }
*/ /* end of group SPI Register Masks */
/* SPI - Peripheral instance base addresses */
/** Peripheral SPIO base address */
#define SPI0 BASE
                                                   (0x40076000u)
/** Peripheral SPIO base pointer */
#define SPI0
                                                   ((SPI Type *)SPIO BASE)
#define SPIO BASE PTR
                                                   (SPIO)
/** Peripheral SPI1 base address */
#define SPI1 BASE
                                                   (0x40077000u)
/** Peripheral SPI1 base pointer */
                                                   ((SPI Type *)SPI1 BASE)
#define SPI1
#define SPI1 BASE PTR
                                                   (SPI1)
/** Array initializer of SPI peripheral base addresses */
#define SPI BASE ADDRS
                                                   { SPIO BASE, SPI1 BASE }
/** Array initializer of SPI peripheral base pointers */
                                                   { SPIO, SPI1 }
#define SPI BASE PTRS
```

```
-- SPI - Register accessor macros
---- */
/*!
 * @addtogroup SPI Register Accessor Macros SPI - Register accessor
macros
* @ {
 */
/* SPI - Register instance definitions */
/* SPIO */
#define SPI0 C1
                                               SPI C1 REG(SPIO)
#define SPI0 C2
                                               SPI C2 REG(SPI0)
#define SPIO BR
                                               SPI BR REG(SPI0)
#define SPIO S
                                               SPI S REG(SPI0)
#define SPI0 D
                                               SPI D REG(SPI0)
#define SPI0 M
                                               SPI M REG(SPI0)
/* SPI1 */
                                               SPI C1 REG(SPI1)
#define SPI1 C1
#define SPI1 C2
                                               SPI C2 REG(SPI1)
#define SPI1 BR
                                               SPI BR REG(SPI1)
#define SPI1 S
                                               SPI S REG(SPI1)
#define SPI1 D
                                               SPI D REG(SPI1)
#define SPI1 M
                                               SPI M REG(SPI1)
/*!
* @}
 */ /* end of group SPI Register Accessor Macros */
/*!
 * @ }
 */ /* end of group SPI Peripheral Access Layer */
/* -----
_____
  -- TPM Peripheral Access Layer
---- */
/*!
 * @addtogroup TPM Peripheral Access Layer TPM Peripheral Access Layer
 * @ {
 */
/** TPM - Register Layout Typedef */
typedef struct {
 IO uint32 t SC;
                                                 /**< Status and
Control, offset: 0x0 */
  IO uint32 t CNT;
                                                 /**< Counter, offset:
0x4 */
                                                 /**< Modulo, offset:
  IO uint32 t MOD;
0x8 */
 struct {
                                                 /* offset: 0xC, array
step: 0x8 */
```

```
IO uint32 t CnSC;
                                                 /**< Channel (n)</pre>
Status and Control, array offset: 0xC, array step: 0x8 */
  __IO uint32_t CnV;
                                                 /**< Channel (n)
Value, array offset: 0x10, array step: 0x8 */
 } CONTROLS[6];
     uint8 t RESERVED 0[20];
  IO uint3\overline{2} t STATUS;
                                               /**< Capture and
Compare Status, offset: 0x50 */
     uint8 t RESERVED 1[48];
                                               /**< Configuration,
   IO uint32 t CONF;
offset: 0x84 \frac{\pi}{*}
} TPM Type, *TPM_MemMapPtr;
/* -----
  -- TPM - Register accessor macros
---- */
/*!
 * @addtogroup TPM Register Accessor Macros TPM - Register accessor
macros
* @ {
* /
/* TPM - Register accessors */
#define TPM SC REG(base)
                                              ((base) ->SC)
#define TPM CNT REG(base)
                                              ((base)->CNT)
#define TPM MOD REG(base)
                                              ((base)->MOD)
#define TPM CnSC REG(base,index)
                                              ((base)-
>CONTROLS[index].CnSC)
#define TPM CnSC COUNT
#define TPM CnV REG(base, index)
                                              ((base)-
>CONTROLS[index].CnV)
#define TPM CnV COUNT
#define TPM_STATUS_REG(base)
                                              ((base)->STATUS)
#define TPM CONF REG(base)
                                              ((base)->CONF)
/*!
* @ }
 */ /* end of group TPM Register Accessor Macros */
/* -----
  -- TPM Register Masks
---- */
 * @addtogroup TPM Register Masks TPM Register Masks
 * @ {
 * /
/* SC Bit Fields */
                                             0x7u
#define TPM SC PS MASK
#define TPM SC PS SHIFT
                                              0
#define TPM SC PS WIDTH
                                              3
```

```
#define TPM SC PS(x)
(((uint32\_t)(((uint32\_t)(x)) << TPM\_SC\_PS\_SHIFT)) & TPM\_SC\_PS\_MASK)
#define TPM_SC_CMOD_MASK
                                                   0x18u
#define TPM_SC_CMOD_SHIFT
                                                   3
#define TPM SC CMOD WIDTH
                                                   2
#define TPM SC CMOD(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC CMOD SHIFT))&TPM SC CMOD MASK)
#define TPM SC CPWMS MASK
                                                   0x20u
#define TPM SC CPWMS SHIFT
#define TPM SC CPWMS WIDTH
                                                   1
#define TPM SC CPWMS(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC CPWMS SHIFT))&TPM SC CPWMS MASK)
#define TPM SC TOIE MASK
                                                   0x40u
#define TPM SC TOIE SHIFT
                                                   6
#define TPM SC TOIE WIDTH
                                                   1
#define TPM SC TOIE(x)
(((uint32_t)(((uint32_t)(x))<<TPM_SC_TOIE_SHIFT))&TPM_SC_TOIE_MASK)</pre>
#define TPM SC TOF MASK
                                                   0x80u
#define TPM SC TOF SHIFT
                                                   7
#define TPM SC TOF WIDTH
                                                   1
#define TPM SC TOF(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC TOF SHIFT))&TPM SC TOF MASK)
#define TPM SC DMA MASK
                                                   0x100u
#define TPM SC DMA SHIFT
                                                   8
#define TPM SC DMA WIDTH
                                                   1
#define TPM SC DMA(x)
(((uint32 t)(((uint32 t)(x))<<TPM SC DMA SHIFT))&TPM SC DMA MASK)
/* CNT Bit Fields */
#define TPM CNT COUNT MASK
                                                   0xFFFFu
#define TPM CNT COUNT SHIFT
                                                   0
                                                   16
#define TPM CNT COUNT WIDTH
#define TPM CNT COUNT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CNT COUNT SHIFT))&TPM CNT COUNT MASK)
/* MOD Bit Fields */
#define TPM MOD MOD MASK
                                                   0xFFFFu
#define TPM MOD MOD SHIFT
                                                   0
#define TPM MOD MOD WIDTH
                                                   16
#define TPM_MOD_MOD(x)
(((uint32 t)(((uint32 t)(x))<<TPM MOD MOD SHIFT))&TPM MOD MOD MASK)
/* CnSC Bit Fields */
#define TPM CnSC DMA MASK
                                                   0x1u
#define TPM CnSC DMA SHIFT
                                                   0
#define TPM CnSC DMA WIDTH
                                                   1
#define TPM CnSC DMA(x)
(((uint32_t)(((uint32_t)(x))<<TPM CnSC DMA SHIFT))&TPM CnSC DMA MASK)
#define TPM_CnSC_ELSA_MASK
                                                   0x4u
#define TPM CnSC ELSA SHIFT
                                                   2
                                                   1
#define TPM CnSC ELSA WIDTH
#define TPM CnSC ELSA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC ELSA SHIFT))&TPM CnSC ELSA MASK)
#define TPM CnSC ELSB MASK
                                                   0x8u
#define TPM CnSC ELSB SHIFT
                                                   3
#define TPM_CnSC_ELSB_WIDTH
#define TPM_CnSC_ELSB(x)
(((uint32 t)(((uint32 t)(x)) << TPM CnSC ELSB SHIFT))&TPM CnSC ELSB MASK)
#define TPM CnSC MSA MASK
                                                   0 \times 1011
#define TPM CnSC MSA SHIFT
                                                   4
#define TPM CnSC MSA WIDTH
#define TPM CnSC MSA(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC MSA SHIFT))&TPM CnSC MSA MASK)
```

```
#define TPM CnSC MSB MASK
                                                   0x20u
#define TPM CnSC MSB SHIFT
                                                   5
#define TPM_CnSC_MSB_WIDTH
                                                   1
#define TPM_CnSC_MSB(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC MSB SHIFT))&TPM CnSC MSB MASK)
#define TPM CnSC CHIE MASK
                                                   0x40u
#define TPM CnSC CHIE SHIFT
#define TPM CnSC CHIE WIDTH
                                                   1
#define TPM_CnSC CHIE(x)
(((uint32 t)(((uint32 t)(x)) << TPM CnSC CHIE SHIFT))&TPM CnSC CHIE MASK)
#define TPM_CnSC CHF MASK
                                                   0x80u
                                                   7
#define TPM_CnSC_CHF_SHIFT
#define TPM CnSC CHF WIDTH
#define TPM CnSC CHF(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnSC CHF SHIFT))&TPM CnSC CHF MASK)
/* CnV Bit Fields */
#define TPM CnV VAL MASK
                                                   0xFFFFu
#define TPM CnV VAL SHIFT
                                                   0
#define TPM_CnV_VAL_WIDTH
                                                   16
#define TPM CnV VAL(x)
(((uint32 t)(((uint32 t)(x))<<TPM CnV VAL SHIFT))&TPM CnV VAL MASK)
/* STATUS Bit Fields */
#define TPM STATUS CHOF MASK
                                                   0x1u
#define TPM STATUS CHOF SHIFT
                                                   0
#define TPM STATUS CHOF WIDTH
                                                   1
#define TPM STATUS CHOF(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CHOF SHIFT))&TPM STATUS CHOF MAS
#define TPM STATUS CH1F MASK
                                                   0x2u
#define TPM STATUS CH1F SHIFT
                                                   1
                                                   1
#define TPM STATUS CH1F WIDTH
#define TPM STATUS CH1F(x)
 (((uint32\_t)(((uint32\_t)(x)) << TPM\_STATUS\_CH1F\_SH1FT)) \& TPM\_STATUS\_CH1F\_MAS ) \\
#define TPM STATUS CH2F MASK
                                                   0x4u
#define TPM STATUS CH2F SHIFT
                                                   2
#define TPM STATUS CH2F WIDTH
                                                   1
#define TPM_STATUS_CH2F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH2F SHIFT))&TPM STATUS CH2F MAS
#define TPM STATUS CH3F MASK
                                                   0x8u
#define TPM STATUS CH3F SHIFT
                                                   3
#define TPM STATUS CH3F WIDTH
                                                   1
#define TPM STATUS CH3F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH3F SHIFT))&TPM STATUS CH3F MAS
K)
#define TPM STATUS CH4F MASK
                                                   0x10u
#define TPM STATUS_CH4F_SHIFT
                                                   4
#define TPM STATUS CH4F WIDTH
#define TPM STATUS CH4F(x)
(((uint32 t)(((uint32 t)(x)) << TPM STATUS CH4F SHIFT)) & TPM STATUS CH4F MAS
#define TPM STATUS CH5F MASK
                                                   0x20u
#define TPM_STATUS_CH5F_SHIFT
                                                   5
#define TPM STATUS CH5F WIDTH
                                                   1
#define TPM STATUS CH5F(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS CH5F SHIFT))&TPM STATUS CH5F MAS
#define TPM STATUS TOF MASK
                                                   0x100u
#define TPM_STATUS TOF SHIFT
                                                   8
```

```
#define TPM STATUS TOF WIDTH
                                                  1
#define TPM STATUS TOF(x)
(((uint32 t)(((uint32 t)(x))<<TPM STATUS TOF SHIFT))&TPM STATUS TOF MASK)
/* CONF Bit Fields */
#define TPM CONF DOZEEN MASK
                                                  0x20u
#define TPM CONF DOZEEN SHIFT
                                                  5
#define TPM CONF DOZEEN WIDTH
                                                  1
#define TPM CONF DOZEEN(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF DOZEEN SHIFT)) & TPM CONF DOZEEN MAS
K)
#define TPM CONF DBGMODE MASK
                                                  0xC0u
#define TPM_CONF_DBGMODE_SHIFT
                                                  6
#define TPM CONF DBGMODE WIDTH
#define TPM CONF DBGMODE(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF DBGMODE SHIFT))&TPM CONF DBGMODE M
ASK)
#define TPM CONF GTBEEN MASK
                                                  0x200u
#define TPM CONF GTBEEN SHIFT
#define TPM CONF GTBEEN WIDTH
                                                  1
#define TPM CONF GTBEEN(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF GTBEEN SHIFT))&TPM CONF GTBEEN MAS
#define TPM CONF CSOT MASK
                                                  0x10000u
#define TPM CONF CSOT SHIFT
                                                  16
#define TPM CONF CSOT WIDTH
#define TPM CONF CSOT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF CSOT SHIFT))&TPM CONF CSOT MASK)
#define TPM_CONF_CSOO MASK
                                                  0x20000u
#define TPM CONF CSOO SHIFT
                                                  17
#define TPM_CONF_CSOO_WIDTH
#define TPM CONF CSOO(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF CSOO SHIFT))&TPM CONF CSOO MASK)
#define TPM CONF CROT MASK
                                                  0x40000u
#define TPM CONF CROT SHIFT
                                                  18
#define TPM_CONF_CROT_WIDTH
                                                  1
#define TPM CONF CROT(x)
(((uint32 t)(((uint32 t)(x))<<TPM CONF CROT SHIFT))&TPM CONF CROT MASK)
#define TPM_CONF_TRGSEL_MASK
                                                  0xF000000u
#define TPM CONF_TRGSEL_SHIFT
                                                  24
#define TPM CONF TRGSEL WIDTH
                                                  4
#define TPM CONF TRGSEL(x)
(((uint32 t)(((uint32 t)(x)) << TPM CONF TRGSEL SHIFT))&TPM CONF TRGSEL MAS
K)
/*!
*/ /* end of group TPM Register Masks */
/* TPM - Peripheral instance base addresses */
/** Peripheral TPMO base address */
#define TPM0 BASE
                                                   (0x40038000u)
/** Peripheral TPMO base pointer */
                                                   ((TPM_Type *)TPM0 BASE)
#define TPM0
#define TPM0 BASE PTR
                                                   (TPM0)
/** Peripheral TPM1 base address */
#define TPM1 BASE
                                                  (0x40039000u)
/** Peripheral TPM1 base pointer */
#define TPM1
                                                   ((TPM Type *)TPM1 BASE)
#define TPM1 BASE PTR
                                                   (TPM1)
```

```
/** Peripheral TPM2 base address */
#define TPM2 BASE
                                                 (0x4003A000u)
/** Peripheral TPM2 base pointer */
#define TPM2
                                                 ((TPM Type *)TPM2 BASE)
#define TPM2 BASE PTR
                                                 (TPM2)
/** Array initializer of TPM peripheral base addresses */
#define TPM BASE ADDRS
                                                { TPMO BASE, TPM1 BASE,
TPM2 BASE }
/** Array initializer of TPM peripheral base pointers */
#define TPM BASE PTRS
                                                { TPM0, TPM1, TPM2 }
/* -----
  -- TPM - Register accessor macros
---- */
/*!
* @addtogroup TPM Register Accessor Macros TPM - Register accessor
macros
 * @ {
*/
/* TPM - Register instance definitions */
/* TPM0 */
#define TPM0 SC
                                                 TPM SC REG(TPM0)
#define TPM0 CNT
                                                 TPM CNT REG(TPM0)
#define TPM0 MOD
                                                 TPM MOD REG(TPM0)
#define TPM0 COSC
                                                TPM CnSC REG(TPM0,0)
#define TPM0 COV
                                                TPM CnV REG(TPM0,0)
                                                 TPM CnSC REG(TPM0, 1)
#define TPM0 C1SC
#define TPM0 C1V
                                                 TPM CnV REG(TPM0,1)
#define TPM0 C2SC
                                                 TPM CnSC REG(TPM0,2)
#define TPM0 C2V
                                                 TPM CnV REG(TPM0,2)
                                                 TPM CnSC REG(TPM0,3)
#define TPM0 C3SC
#define TPM0 C3V
                                                 TPM CnV REG(TPM0,3)
#define TPM0_C4SC
                                                TPM_CnSC_REG(TPM0,4)
#define TPM0 C4V
                                                TPM CnV REG(TPM0,4)
                                                TPM CnSC REG(TPM0,5)
#define TPM0 C5SC
#define TPM0 C5V
                                                TPM CnV REG(TPM0,5)
#define TPM0 STATUS
                                                 TPM STATUS REG(TPM0)
#define TPM0 CONF
                                                 TPM CONF REG(TPM0)
/* TPM1 */
#define TPM1 SC
                                                 TPM SC REG(TPM1)
#define TPM1 CNT
                                                 TPM CNT REG(TPM1)
#define TPM1 MOD
                                                 TPM MOD REG(TPM1)
#define TPM1 COSC
                                                 TPM CnSC REG(TPM1,0)
#define TPM1 COV
                                                 TPM CnV REG(TPM1,0)
#define TPM1 C1SC
                                                 TPM CnSC REG(TPM1,1)
#define TPM1 C1V
                                                 TPM CnV REG(TPM1,1)
#define TPM1 STATUS
                                                 TPM STATUS REG(TPM1)
#define TPM1 CONF
                                                 TPM CONF REG(TPM1)
/* TPM2 */
#define TPM2 SC
                                                 TPM SC REG(TPM2)
#define TPM2 CNT
                                                TPM CNT REG(TPM2)
#define TPM2 MOD
                                                TPM MOD REG(TPM2)
                                                TPM CnSC REG(TPM2,0)
#define TPM2 COSC
#define TPM2 COV
                                                 TPM CnV REG(TPM2,0)
#define TPM2 C1SC
                                                 TPM CnSC REG(TPM2, 1)
```

```
#define TPM2 C1V
                                             TPM CnV REG(TPM2,1)
#define TPM2 STATUS
                                             TPM STATUS REG(TPM2)
#define TPM2 CONF
                                             TPM_CONF_REG(TPM2)
/* TPM - Register array accessors */
#define TPM0 CnSC(index)
                                             TPM CnSC REG(TPM0, index)
#define TPM1 CnSC(index)
                                             TPM CnSC REG(TPM1, index)
#define TPM2 CnSC(index)
                                             TPM CnSC REG(TPM2, index)
#define TPM0 CnV(index)
                                             TPM CnV REG(TPM0, index)
#define TPM1 CnV(index)
                                             TPM CnV REG(TPM1, index)
#define TPM2 CnV(index)
                                             TPM CnV REG(TPM2, index)
/*!
* @}
*/ /* end of group TPM Register Accessor Macros */
/*!
* @ }
 */ /* end of group TPM Peripheral Access Layer */
/* -----
  -- TSI Peripheral Access Layer
---- */
 * @addtogroup TSI Peripheral Access Layer TSI Peripheral Access Layer
* @ {
*/
/** TSI - Register Layout Typedef */
typedef struct {
 IO uint32 t GENCS;
                                               /**< TSI General
Control and Status Register, offset: 0x0 */
  __IO uint32_t DATA;
                                               /**< TSI DATA
Register, offset: 0x4 */
IO uint32 t TSHD;
                                               /**< TSI Threshold
Register, offset: 0x8 */
} TSI Type, *TSI MemMapPtr;
/* -----
  -- TSI - Register accessor macros
_____ */
/*!
* @addtogroup TSI Register Accessor Macros TSI - Register accessor
macros
* @ {
*/
/* TSI - Register accessors */
#define TSI GENCS REG(base)
                                             ((base)->GENCS)
#define TSI DATA REG(base)
                                              ((base)->DATA)
#define TSI TSHD REG(base)
                                              ((base)->TSHD)
```

```
/*!
* @ }
 */ /* end of group TSI Register Accessor Macros */
/* -----
  -- TSI Register Masks
_____ */
/*!
 * @addtogroup TSI Register Masks TSI Register Masks
 * @ {
 */
/* GENCS Bit Fields */
#define TSI GENCS CURSW MASK
                                                0x2u
#define TSI GENCS CURSW SHIFT
#define TSI GENCS CURSW WIDTH
#define TSI GENCS CURSW(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS CURSW SHIFT))&TSI GENCS CURSW MAS
#define TSI GENCS EOSF MASK
                                                0x4u
#define TSI GENCS EOSF SHIFT
                                                2
#define TSI GENCS EOSF WIDTH
#define TSI GENCS EOSF(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS EOSF SHIFT))&TSI GENCS EOSF MASK)
#define TSI GENCS SCNIP MASK
                                                0x8u
#define TSI GENCS SCNIP SHIFT
                                                3
#define TSI GENCS SCNIP WIDTH
#define TSI GENCS SCNIP(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS SCNIP SHIFT))&TSI GENCS SCNIP MAS
#define TSI GENCS STM MASK
                                                0x10u
#define TSI_GENCS_STM_SHIFT
#define TSI_GENCS_STM_WIDTH
#define TSI GENCS STM(x)
(((uint32_t)(((uint32_t)(x))<<TSI_GENCS_STM_SHIFT))&TSI_GENCS_STM_MASK)
#define TSI GENCS STPE MASK
                                                0x20u
#define TSI GENCS STPE SHIFT
#define TSI GENCS STPE WIDTH
#define TSI GENCS STPE(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS STPE SHIFT))&TSI GENCS STPE MASK)
#define TSI_GENCS_TSIIEN_MASK
                                                0x40u
#define TSI GENCS TSIIEN SHIFT
                                                6
#define TSI GENCS TSIIEN WIDTH
                                                1
#define TSI GENCS TSIIEN(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS TSIIEN SHIFT))&TSI GENCS TSIIEN M
ASK)
#define TSI GENCS TSIEN MASK
                                                0x80u
#define TSI_GENCS_TSIEN_SHIFT
                                                7
#define TSI_GENCS_TSIEN_WIDTH
#define TSI GENCS TSIEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS TSIEN SHIFT))&TSI GENCS TSIEN MAS
K)
#define TSI GENCS NSCN MASK
                                                0x1F00u
#define TSI GENCS NSCN SHIFT
                                                8
#define TSI_GENCS_NSCN_WIDTH
                                                5
```

```
#define TSI GENCS NSCN(x)
 (((uint32\_t)(((uint32\_t)(x)) << TSI\_GENCS\_NSCN\_SHIFT)) \& TSI\_GENCS\_NSCN\_MASK) \\
#define TSI_GENCS_PS_MASK
                                                  0xE000u
#define TSI_GENCS_PS_SHIFT
                                                   13
#define TSI GENCS PS WIDTH
#define TSI GENCS PS(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS PS SHIFT))&TSI GENCS PS MASK)
#define TSI GENCS EXTCHRG MASK
                                                  0x70000u
#define TSI GENCS EXTCHRG SHIFT
                                                   16
#define TSI GENCS EXTCHRG WIDTH
                                                   3
#define TSI GENCS EXTCHRG(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS EXTCHRG SHIFT))&TSI GENCS EXTCHRG
MASK)
#define TSI GENCS DVOLT MASK
                                                   0x180000u
#define TSI GENCS DVOLT SHIFT
                                                   19
#define TSI GENCS DVOLT WIDTH
                                                   2
#define TSI GENCS DVOLT(x)
(((uint32 t)(((uint32 t)(x)) <<TSI GENCS DVOLT SHIFT))&TSI GENCS DVOLT MAS
#define TSI GENCS REFCHRG MASK
                                                   0xE00000u
#define TSI GENCS REFCHRG SHIFT
                                                   21
#define TSI GENCS REFCHRG WIDTH
#define TSI GENCS REFCHRG(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS REFCHRG SHIFT))&TSI GENCS REFCHRG
MASK)
#define TSI GENCS MODE MASK
                                                   0xF000000u
#define TSI GENCS MODE SHIFT
                                                   24
#define TSI GENCS MODE WIDTH
#define TSI GENCS MODE(x)
(((uint32_t)(((uint32_t)(x))<<TSI GENCS MODE SHIFT))&TSI GENCS MODE MASK)
#define TSI GENCS ESOR MASK
                                                  0x10000000u
#define TSI GENCS ESOR SHIFT
                                                   28
#define TSI GENCS ESOR WIDTH
#define TSI GENCS ESOR(x)
(((uint32 t)(((uint32 t)(x)) << TSI GENCS ESOR SHIFT)) & TSI GENCS ESOR MASK)
#define TSI GENCS OUTRGF MASK
                                                  0x80000000u
#define TSI_GENCS_OUTRGF_SHIFT
                                                   31
#define TSI_GENCS_OUTRGF_WIDTH
#define TSI GENCS OUTRGF(x)
(((uint32 t)(((uint32 t)(x))<<TSI GENCS OUTRGF SHIFT))&TSI GENCS OUTRGF M
/* DATA Bit Fields */
#define TSI DATA TSICNT MASK
                                                   0xFFFFu
#define TSI DATA TSICNT SHIFT
                                                   \cap
#define TSI_DATA_TSICNT_WIDTH
                                                   16
#define TSI_DATA_TSICNT(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA TSICNT SHIFT))&TSI DATA TSICNT MAS
K)
#define TSI DATA SWTS MASK
                                                   0x400000u
#define TSI DATA SWTS SHIFT
                                                   22
#define TSI DATA SWTS WIDTH
#define TSI DATA SWTS(x)
(((uint32 t) (((uint32 t)(x)) << TSI DATA SWTS SHIFT)) &TSI DATA SWTS MASK)
#define TSI_DATA_DMAEN_MASK
                                                  0x800000u
#define TSI_DATA_DMAEN_SHIFT
                                                   23
#define TSI DATA DMAEN WIDTH
#define TSI DATA DMAEN(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA DMAEN SHIFT))&TSI DATA DMAEN MASK)
#define TSI DATA TSICH MASK
                                                  0xF0000000u
#define TSI DATA TSICH SHIFT
                                                   28
```

```
#define TSI DATA TSICH WIDTH
#define TSI DATA TSICH(x)
(((uint32 t)(((uint32 t)(x))<<TSI DATA TSICH SHIFT))&TSI_DATA_TSICH_MASK)
/* TSHD Bit Fields */
#define TSI TSHD THRESL MASK
                                              0×FFFF11
#define TSI TSHD THRESL SHIFT
                                              \cap
#define TSI TSHD THRESL WIDTH
                                              16
#define TSI TSHD THRESL(x)
(((uint32 t)(((uint32 t)(x)) <<TSI TSHD THRESL SHIFT))&TSI TSHD THRESL MAS
K)
#define TSI TSHD THRESH MASK
                                              0xFFFF0000u
#define TSI_TSHD_THRESH_SHIFT
                                              16
#define TSI TSHD THRESH WIDTH
                                              16
#define TSI_TSHD_THRESH(x)
(((uint32 t)(((uint32 t)(x))<<TSI TSHD THRESH SHIFT))&TSI TSHD THRESH MAS
/*!
* @}
 */ /* end of group TSI Register Masks */
/* TSI - Peripheral instance base addresses */
/** Peripheral TSIO base address */
#define TSI0 BASE
                                              (0x40045000u)
/** Peripheral TSIO base pointer */
#define TSI0
                                              ((TSI Type *)TSI0 BASE)
#define TSIO BASE PTR
                                              (TSIO)
/** Array initializer of TSI peripheral base addresses */
#define TSI BASE ADDRS
                                              { TSIO BASE }
/** Array initializer of TSI peripheral base pointers */
#define TSI BASE PTRS
                                             { TSI0 }
/* -----
  -- TSI - Register accessor macros
  ______
---- */
* @addtogroup TSI Register Accessor Macros TSI - Register accessor
macros
* @ {
 * /
/* TSI - Register instance definitions */
/* TSIO */
#define TSI0 GENCS
                                              TSI GENCS REG(TSI0)
#define TSI0 DATA
                                              TSI DATA REG(TSIO)
#define TSI0 TSHD
                                              TSI TSHD REG(TSI0)
/*!
* @ }
 */ /* end of group TSI Register Accessor Macros */
/*!
 * @ }
 */ /* end of group TSI Peripheral Access Layer */
```

```
-- UART Peripheral Access Layer
  ______
---- */
/ * !
* @addtogroup UART Peripheral Access Layer UART Peripheral Access Layer
 * @ {
 */
/** UART - Register Layout Typedef */
typedef struct {
 IO uint8 t BDH;
                                               /**< UART Baud Rate
Register: High, offset: 0x0 */
 IO uint8 t BDL;
                                               /**< UART Baud Rate
Register: Low, offset: 0x1 */
                                               /**< UART Control
 IO uint8 t C1;
Register 1, offset: 0x2 */
 IO uint8 t C2;
                                               /**< UART Control
Register 2, offset: 0x3 */
 I uint8 t S1;
                                               /**< UART Status
Register 1, offset: 0x4 */
 IO uint8 t S2;
                                               /**< UART Status
Register 2, offset: 0x5 */
                                               /**< UART Control
 IO uint8 t C3;
Register 3, offset: 0x6 */
                                               /**< UART Data
 IO uint8 t D;
Register, offset: 0x7 */
                                               /**< UART Control
 IO uint8 t C4;
Register 4, offset: 0x8 */
} UART_Type, *UART MemMapPtr;
/* -----
  -- UART - Register accessor macros
---- */
* @addtogroup UART Register Accessor Macros UART - Register accessor
macros
* @{
 */
/* UART - Register accessors */
#define UART BDH REG(base)
                                              ((base)->BDH)
#define UART BDL_REG(base)
                                              ((base)->BDL)
#define UART C1 REG(base)
                                              ((base) ->C1)
#define UART_C2_REG(base)
                                             ((base) -> C2)
#define UART_S1_REG(base)
                                             ((base) -> S1)
#define UART S2 REG(base)
                                             ((base) ->S2)
#define UART_C3_REG(base)
                                             ((base) -> C3)
#define UART D REG(base)
                                              ((base)->D)
#define UART C4 REG(base)
                                              ((base) -> C4)
/*!
```

```
* @ }
*/ /* end of group UART Register Accessor Macros */
_____
  -- UART Register Masks
---- */
/ * !
* @addtogroup UART Register Masks UART Register Masks
* @ {
*/
/* BDH Bit Fields */
#define UART BDH SBR MASK
                                                   0x1Fu
#define UART BDH SBR SHIFT
#define UART BDH SBR WIDTH
#define UART BDH SBR(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH SBR SHIFT)) &UART BDH SBR MASK)
#define UART BDH SBNS MASK
                                                   0 \times 2.011
#define UART BDH SBNS SHIFT
#define UART BDH SBNS WIDTH
#define UART BDH SBNS(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH SBNS SHIFT)) &UART BDH SBNS MASK)
#define UART BDH RXEDGIE MASK
                                                  0x40u
#define UART BDH RXEDGIE SHIFT
#define UART BDH RXEDGIE WIDTH
                                                   1
#define UART BDH RXEDGIE(x)
(((uint8_t)(((uint8_t)(x))<<UART BDH RXEDGIE SHIFT))&UART BDH RXEDGIE MAS
#define UART BDH LBKDIE MASK
                                                   0x80u
#define UART BDH LBKDIE SHIFT
                                                   7
#define UART BDH LBKDIE WIDTH
                                                   1
#define UART BDH LBKDIE(x)
(((uint8 t)(((uint8 t)(x)) << UART BDH LBKDIE SHIFT)) & UART BDH LBKDIE MASK)
/* BDL Bit Fields */
#define UART BDL SBR MASK
                                                   0xFFu
#define UART BDL SBR SHIFT
                                                   0
#define UART BDL SBR WIDTH
                                                   8
#define UART BDL SBR(x)
(((uint8 t)(((uint8 t)(x)) << UART BDL SBR SHIFT)) &UART BDL SBR MASK)
/* C1 Bit Fields */
#define UART_C1_PT_MASK
                                                   0x1u
#define UART_C1_PT_SHIFT
                                                   \cap
#define UART_C1_PT_WIDTH
\#define UART C1 PT(x)
(((uint8 t)(((uint8 t)(x))<<UART C1 PT SHIFT))&UART C1 PT MASK)
#define UART C1 PE MASK
                                                   0x2u
#define UART C1 PE SHIFT
                                                   1
#define UART C1 PE WIDTH
                                                   1
#define UART C1 PE(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 PE SHIFT)) & UART C1 PE MASK)
#define UART_C1_ILT_MASK
                                                   0x411
#define UART C1 ILT SHIFT
                                                   2
#define UART C1 ILT WIDTH
                                                   1
#define UART C1 ILT(x)
(((uint8 t)(((uint8 t)(x))<<UART C1 ILT SHIFT))&UART C1 ILT MASK)
#define UART C1 WAKE MASK
                                                   0x8u
```

```
#define UART C1 WAKE SHIFT
                                                   3
#define UART C1 WAKE WIDTH
#define UART_C1_WAKE(x)
(((uint8 t)(((uint8 t)(x))<<UART C1 WAKE SHIFT))&UART C1 WAKE MASK)
#define UART C1 M MASK
                                                   0 \times 1011
#define UART C1 M SHIFT
                                                   4
                                                   1
#define UART C1 M WIDTH
#define UART C1 M(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 M SHIFT)) & UART C1 M MASK)
#define UART C1 RSRC MASK
                                                   0x20u
#define UART C1 RSRC SHIFT
                                                   5
                                                   1
#define UART_C1_RSRC_WIDTH
#define UART C1 RSRC(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 RSRC SHIFT)) & UART C1 RSRC MASK)
#define UART C1 UARTSWAI MASK
                                                   0x40u
#define UART C1 UARTSWAI SHIFT
                                                   6
#define UART C1 UARTSWAI WIDTH
#define UART C1 UARTSWAI(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 UARTSWAI SHIFT)) & UART C1 UARTSWAI MAS
#define UART C1 LOOPS MASK
                                                   0x80u
#define UART_C1_LOOPS_SHIFT
                                                   7
#define UART C1 LOOPS WIDTH
                                                   1
#define UART C1 LOOPS(x)
(((uint8 t)(((uint8 t)(x)) << UART C1 LOOPS SHIFT)) & UART C1 LOOPS MASK)
/* C2 Bit Fields */
#define UART C2 SBK MASK
                                                   0x1u
#define UART C2 SBK SHIFT
                                                   0
#define UART C2 SBK WIDTH
                                                   1
#define UART C2 SBK(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 SBK SHIFT)) & UART C2 SBK MASK)
#define UART C2 RWU MASK
                                                   0x2u
#define UART C2 RWU SHIFT
                                                   1
#define UART C2 RWU WIDTH
#define UART C2 RWU(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 RWU SHIFT)) & UART C2 RWU MASK)
#define UART C2 RE MASK
                                                   0x4u
#define UART_C2_RE_SHIFT
                                                   2
#define UART C2 RE WIDTH
                                                   1
\#define UART C2 RE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 RE SHIFT))&UART C2 RE MASK)
#define UART C2 TE MASK
                                                   0x8u
#define UART C2 TE SHIFT
                                                   3
#define UART C2 TE WIDTH
                                                   1
#define UART_C2_TE(x)
(((uint8_t)(((uint8_t)(x)) << UART_C2_TE_SHIFT)) &UART_C2_TE_MASK)
#define UART_C2_ILIE_MASK
                                                   0x10u
                                                   4
#define UART C2 ILIE SHIFT
#define UART C2 ILIE WIDTH
#define UART C2 ILIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 ILIE SHIFT))&UART C2 ILIE MASK)
#define UART C2 RIE MASK
                                                   0x20u
#define UART_C2_RIE_SHIFT
                                                   5
                                                   1
#define UART_C2_RIE_WIDTH
#define UART C2 RIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C2 RIE SHIFT))&UART C2 RIE MASK)
#define UART C2 TCIE MASK
                                                   0x40u
#define UART C2 TCIE SHIFT
                                                   6
#define UART_C2_TCIE WIDTH
                                                   1
```

```
#define UART C2 TCIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 TCIE SHIFT)) &UART C2 TCIE MASK)
#define UART_C2_TIE_MASK
                                                   0x8011
#define UART_C2_TIE_SHIFT
                                                   7
#define UART C2 TIE WIDTH
                                                   1
#define UART C2 TIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C2 TIE SHIFT)) &UART C2 TIE MASK)
/* S1 Bit Fields */
#define UART S1 PF MASK
                                                   0x1u
#define UART S1 PF SHIFT
                                                   \cap
#define UART S1 PF WIDTH
                                                   1
#define UART S1 PF(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 PF SHIFT))&UART S1 PF MASK)
#define UART S1 FE MASK
                                                   0x2u
#define UART S1 FE SHIFT
                                                   1
#define UART S1 FE WIDTH
                                                   1
\#define UART S1 FE(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 FE SHIFT))&UART S1 FE MASK)
#define UART S1 NF MASK
                                                   0x4u
#define UART S1 NF SHIFT
                                                   2
#define UART S1 NF WIDTH
\#define UART S1 NF(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 NF SHIFT))&UART S1 NF MASK)
#define UART S1 OR MASK
#define UART S1 OR SHIFT
                                                   3
#define UART S1 OR WIDTH
                                                   1
#define UART S1 OR(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 OR SHIFT))&UART S1 OR MASK)
#define UART S1 IDLE MASK
                                                   0x10u
#define UART_S1_IDLE_SHIFT
                                                   4
                                                   1
#define UART S1 IDLE WIDTH
#define UART S1 IDLE(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 IDLE SHIFT)) &UART_S1_IDLE_MASK)
#define UART S1 RDRF MASK
                                                   0x20u
#define UART S1 RDRF SHIFT
                                                   5
#define UART S1 RDRF WIDTH
                                                   1
#define UART S1 RDRF(x)
(((uint8_t)(((uint8_t)(x))<<UART_S1_RDRF_SHIFT))&UART_S1_RDRF_MASK)
#define UART S1 TC MASK
                                                   0x40u
#define UART S1 TC SHIFT
                                                   6
#define UART S1 TC WIDTH
                                                   1
#define UART S1 TC(x)
(((uint8 t)(((uint8 t)(x))<<UART S1 TC SHIFT))&UART S1 TC MASK)
#define UART S1 TDRE MASK
                                                   0x80u
#define UART_S1_TDRE_SHIFT
                                                   7
#define UART_S1_TDRE_WIDTH
                                                   1
#define UART_S1_TDRE(x)
(((uint8 t)(((uint8 t)(x)) << UART S1 TDRE SHIFT)) & UART S1 TDRE MASK)
/* S2 Bit Fields */
#define UART S2 RAF MASK
                                                   0x1u
#define UART S2_RAF_SHIFT
                                                   0
#define UART S2 RAF WIDTH
                                                   1
#define UART S2 RAF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RAF SHIFT)) &UART S2 RAF MASK)
#define UART S2 LBKDE MASK
                                                   0x2u
#define UART S2 LBKDE SHIFT
                                                   1
                                                   1
#define UART S2 LBKDE WIDTH
#define UART S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 LBKDE SHIFT)) & UART S2 LBKDE MASK)
#define UART S2 BRK13 MASK
                                                   0x4u
```

```
#define UART S2 BRK13 SHIFT
                                                   2
#define UART S2 BRK13 WIDTH
#define UART_S2_BRK13(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 BRK13 SHIFT)) & UART S2 BRK13 MASK)
#define UART S2 RWUID MASK
                                                   0x811
#define UART S2 RWUID SHIFT
                                                   3
                                                   1
#define UART S2 RWUID WIDTH
#define UART S2 RWUID(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RWUID SHIFT)) & UART S2 RWUID MASK)
#define UART S2 RXINV MASK
                                                   0x10u
#define UART S2 RXINV SHIFT
                                                   4
#define UART_S2_RXINV_WIDTH
                                                   1
#define UART S2 RXINV(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RXINV SHIFT)) & UART S2 RXINV MASK)
#define UART S2 RXEDGIF MASK
                                                   0x40u
#define UART S2 RXEDGIF SHIFT
                                                   6
#define UART S2 RXEDGIF WIDTH
#define UART S2 RXEDGIF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 RXEDGIF SHIFT)) & UART S2 RXEDGIF MASK)
#define UART S2 LBKDIF MASK
                                                   0x80u
#define UART S2 LBKDIF SHIFT
                                                   7
                                                   1
#define UART S2 LBKDIF WIDTH
#define UART S2 LBKDIF(x)
(((uint8 t)(((uint8 t)(x)) << UART S2 LBKDIF SHIFT)) & UART S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UART C3 PEIE MASK
                                                   0 \times 111
#define UART C3 PEIE SHIFT
                                                   0
#define UART C3 PEIE WIDTH
                                                   1
#define UART C3 PEIE(x)
(((uint8_t)(((uint8_t)(x)) << UART C3 PEIE SHIFT))&UART C3 PEIE MASK)
#define UART C3 FEIE MASK
                                                   0x2u
#define UART C3 FEIE SHIFT
                                                   1
#define UART C3 FEIE WIDTH
                                                   1
#define UART C3 FEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 FEIE SHIFT)) & UART C3 FEIE MASK)
#define UART C3 NEIE MASK
                                                   0x4u
#define UART_C3_NEIE_SHIFT
#define UART_C3_NEIE_WIDTH
#define UART C3 NEIE(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 NEIE SHIFT)) & UART C3 NEIE MASK)
#define UART C3 ORIE MASK
                                                   0x8u
#define UART C3 ORIE SHIFT
                                                   3
#define UART C3 ORIE WIDTH
                                                   1
#define UART C3 ORIE(x)
(((uint8 t)(((uint8 t)(x))<<UART C3 ORIE SHIFT))&UART_C3_ORIE_MASK)
#define UART_C3_TXINV_MASK
                                                   0x10u
#define UART C3 TXINV SHIFT
                                                   4
#define UART C3 TXINV WIDTH
                                                   1
#define UART C3 TXINV(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 TXINV SHIFT))&UART C3 TXINV MASK)
#define UART C3 TXDIR MASK
                                                   0x20u
#define UART C3 TXDIR SHIFT
                                                   5
#define UART_C3_TXDIR_WIDTH
                                                   1
#define UART C3 TXDIR(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 TXDIR SHIFT)) & UART C3 TXDIR MASK)
#define UART C3 T8 MASK
                                                   0x40u
#define UART C3 T8 SHIFT
                                                   6
#define UART C3 T8 WIDTH
#define UART C3 T8(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 T8 SHIFT)) & UART C3 T8 MASK)
```

```
#define UART C3 R8 MASK
                                                    0x80u
#define UART C3 R8 SHIFT
                                                    7
#define UART_C3_R8_WIDTH
                                                    1
#define UART_C3_R8(x)
(((uint8 t)(((uint8 t)(x)) << UART C3 R8 SHIFT)) & UART C3 R8 MASK)
/* D Bit Fields */
#define UART D ROTO MASK
                                                    0x1u
#define UART D ROTO SHIFT
                                                    0
#define UART D ROTO WIDTH
                                                    1
#define UART D ROTO(x)
(((uint8_t)(((uint8_t)(x)) << UART D ROTO SHIFT)) & UART D ROTO MASK)
#define UART D R1T1 MASK
                                                    0x2u
#define UART D R1T1 SHIFT
                                                    1
                                                    1
#define UART D R1T1 WIDTH
#define UART D R1T1(x)
(((uint8 t)(((uint8 t)(x)) << UART D R1T1 SHIFT)) & UART D R1T1 MASK)
#define UART D R2T2 MASK
                                                    0 \times 4 u
#define UART D R2T2 SHIFT
                                                    2
#define UART D R2T2 WIDTH
                                                    1
#define UART D R2T2(x)
(((uint8_t)(((uint8_t)(x)) << UART_D_R2T2_SHIFT)) &UART_D_R2T2 MASK)
#define UART D R3T3 MASK
                                                    0x8u
#define UART D R3T3 SHIFT
                                                    3
                                                    1
#define UART D R3T3 WIDTH
#define UART D R3T3(x)
(((uint8 t)(((uint8 t)(x)) << UART D R3T3 SHIFT)) \& UART D R3T3 MASK)
#define UART D R4T4 MASK
                                                    0x10u
#define UART D R4T4 SHIFT
                                                    4
#define UART D R4T4 WIDTH
                                                    1
#define UART D R4T4(x)
(((uint8 t)(((uint8 t)(x)) << UART D R4T4 SHIFT)) & UART D R4T4 MASK)
#define UART D R5T5 MASK
                                                    0x20u
#define UART D R5T5 SHIFT
                                                    5
#define UART D R5T5 WIDTH
#define UART D R5T5(x)
(((uint8 t)(((uint8 t)(x)) << UART D R5T5 SHIFT)) & UART D R5T5 MASK)
#define UART D R6T6 MASK
                                                    0x40u
#define UART_D_R6T6_SHIFT
                                                    6
                                                    1
#define UART D R6T6 WIDTH
#define UART D R6T6(x)
(((uint8 t)(((uint8 t)(x)) << UART D R6T6 SHIFT)) & UART D R6T6 MASK)
#define UART D R7T7 MASK
                                                    0x80u
#define UART D R7T7 SHIFT
                                                    7
#define UART D R7T7 WIDTH
                                                    1
#define UART D R7T7(x)
(((uint8\_t)(((uint8\_t)(x)) << UART\_D\_R7T7\_SHIFT)) \& UART\_D\_R7T7\_MASK)
/* C4 Bit Fields */
#define UART C4 RDMAS MASK
                                                    0x20u
#define UART C4 RDMAS SHIFT
                                                    5
#define UART C4 RDMAS WIDTH
                                                    1
#define UART C4 RDMAS(x)
(((uint8 t)(((uint8 t)(x)) << UART C4 RDMAS SHIFT)) & UART C4 RDMAS MASK)
#define UART C4 TDMAS MASK
                                                   0x80u
#define UART_C4_TDMAS_SHIFT
                                                    7
#define UART_C4_TDMAS_WIDTH
                                                    1
#define UART C4 TDMAS(x)
(((uint8 t)(((uint8 t)(x))<<UART C4 TDMAS SHIFT))&UART C4 TDMAS MASK)
/*!
```

```
*/ /* end of group UART Register Masks */
/* UART - Peripheral instance base addresses */
/** Peripheral UART1 base address */
#define UART1 BASE
                                                 (0x4006B000u)
/** Peripheral UART1 base pointer */
#define UART1
                                                 ((UART Type
*)UART1 BASE)
#define UART1 BASE PTR
                                                (UART1)
/** Peripheral UART2 base address */
#define UART2 BASE
                                                (0x4006C000u)
/** Peripheral UART2 base pointer */
#define UART2
                                                 ((UART Type
*)UART2 BASE)
#define UART2 BASE PTR
                                                 (UART2)
/** Array initializer of UART peripheral base addresses */
                                                { UART1 BASE, UART2 BASE
#define UART BASE ADDRS
/** Array initializer of UART peripheral base pointers */
#define UART BASE PTRS
                                                { UART1, UART2 }
/* -----
  -- UART - Register accessor macros
---- */
/*!
* @addtogroup UART Register Accessor Macros UART - Register accessor
macros
* @ {
 * /
/* UART - Register instance definitions */
/* UART1 */
#define UART1 BDH
                                                UART BDH REG(UART1)
                                                UART BDL REG(UART1)
#define UART1 BDL
                                                UART C1 REG(UART1)
#define UART1 C1
                                                UART C2 REG(UART1)
#define UART1 C2
#define UART1 S1
                                                UART S1 REG(UART1)
                                                UART S2 REG(UART1)
#define UART1 S2
#define UART1 C3
                                                UART C3 REG(UART1)
                                                UART D REG(UART1)
#define UART1 D
#define UART1 C4
                                                UART_C4_REG(UART1)
/* UART2 */
#define UART2 BDH
                                                UART BDH REG(UART2)
#define UART2 BDL
                                                UART BDL REG(UART2)
#define UART2 C1
                                                UART C1 REG(UART2)
#define UART2 C2
                                                UART C2 REG(UART2)
#define UART2 S1
                                                UART S1 REG(UART2)
                                                UART S2 REG(UART2)
#define UART2 S2
#define UART2_C3
                                                UART_C3_REG(UART2)
#define UART2 D
                                                UART D REG(UART2)
#define UART2 C4
                                                UART C4 REG(UART2)
/*!
* @}
 ^{\star}/ /* end of group UART Register Accessor Macros ^{\star}/
```

```
/*!
* @ }
*/ /* end of group UART Peripheral Access Layer */
/* -----
  -- UARTO Peripheral Access Layer
----- */
/*!
* @addtogroup UARTO Peripheral Access Layer UARTO Peripheral Access
Layer
 * @ {
 */
/** UARTO - Register Layout Typedef */
typedef struct {
 IO uint8 t BDH;
                                            /**< UART Baud Rate
Register High, offset: 0x0 */
 IO uint8 t BDL;
                                            /**< UART Baud Rate
Register Low, offset: 0x1 */
 IO uint8 t C1;
                                            /**< UART Control
Register 1, offset: 0x2 */
                                            /**< UART Control
 IO uint8 t C2;
Register 2, offset: 0x3 */
                                            /**< UART Status
  IO uint8 t S1;
Register 1, offset: 0x4 */
 IO uint8 t S2;
                                            /**< UART Status
Register 2, offset: 0x5 */
                                            /**< UART Control
 IO uint8 t C3;
Register 3, offset: 0x6 */
 IO uint8 t D;
                                            /**< UART Data
Register, offset: 0x7 */
  __IO uint8_t MA1;
                                            /**< UART Match
Address Registers 1, offset: 0x8 */
                                            /**< UART Match
   IO uint8 t MA2;
Address Registers 2, offset: 0x9 */
 IO uint8 t C4;
                                            /**< UART Control
Register 4, offset: 0xA */
 IO uint8 t C5;
                                            /**< UART Control
Register 5, offset: 0xB */
} UART0_Type, *UART0_MemMapPtr;
/* -----
  -- UARTO - Register accessor macros
  ______
----- */
/*!
* @addtogroup UARTO Register Accessor Macros UARTO - Register accessor
macros
* @ {
*/
```

```
/* UARTO - Register accessors */
#define UARTO BDH REG(base)
                                                  ((base)->BDH)
#define UARTO_BDL_REG(base)
                                                  ((base)->BDL)
                                                  ((base)->C1)
#define UARTO_C1_REG(base)
#define UARTO C2 REG(base)
                                                  ((base)->C2)
#define UARTO S1 REG(base)
                                                  ((base) ->S1)
#define UARTO S2 REG(base)
                                                  ((base)->S2)
#define UARTO C3 REG(base)
                                                  ((base) -> C3)
#define UARTO D REG(base)
                                                  ((base)->D)
#define UARTO MA1 REG(base)
                                                  ((base) ->MA1)
#define UARTO MA2 REG(base)
                                                  ((base)->MA2)
#define UARTO C4 REG(base)
                                                  ((base)->C4)
#define UARTO_C5_REG(base)
                                                  ((base) ->C5)
/*!
* @ }
 */ /* end of group UARTO_Register_Accessor_Macros */
  -- UARTO Register Masks
---- */
/*!
 * @addtogroup UARTO Register Masks UARTO Register Masks
* /
/* BDH Bit Fields */
#define UARTO BDH SBR MASK
                                                  0x1Fu
#define UARTO BDH SBR SHIFT
#define UARTO BDH SBR WIDTH
#define UARTO BDH SBR(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH SBR SHIFT)) & UARTO BDH SBR MASK)
#define UARTO_BDH_SBNS_MASK
                                                 0x20u
#define UARTO_BDH_SBNS_SHIFT
#define UARTO BDH SBNS WIDTH
#define UARTO BDH SBNS(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDH SBNS SHIFT))&UARTO BDH SBNS MASK)
#define UARTO BDH RXEDGIE MASK
                                                 0x40u
#define UARTO BDH RXEDGIE SHIFT
#define UARTO BDH RXEDGIE WIDTH
                                                  1
#define UARTO BDH RXEDGIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO BDH RXEDGIE SHIFT)) & UARTO BDH RXEDGIE M
ASK)
#define UARTO BDH LBKDIE MASK
                                                  0x80u
#define UARTO BDH LBKDIE SHIFT
                                                  7
#define UARTO BDH LBKDIE WIDTH
#define UARTO BDH LBKDIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDH LBKDIE SHIFT))&UARTO BDH LBKDIE MAS
K)
/* BDL Bit Fields */
#define UARTO BDL SBR MASK
                                                  0xFFu
#define UARTO BDL SBR SHIFT
#define UARTO BDL SBR WIDTH
#define UARTO BDL SBR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO BDL SBR SHIFT))&UARTO BDL SBR MASK)
/* C1 Bit Fields */
```

```
#define UARTO C1 PT MASK
                                                   0x1u
#define UARTO C1 PT SHIFT
                                                   \cap
#define UARTO_C1_PT_WIDTH
                                                   1
#define UARTO_C1_PT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 PT SHIFT)) & UARTO C1 PT MASK)
#define UARTO C1 PE MASK
                                                   0x2u
#define UARTO C1 PE SHIFT
                                                   1
#define UARTO C1 PE WIDTH
#define UARTO C1 PE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 PE SHIFT)) & UARTO_C1_PE_MASK)
#define UARTO_C1 ILT MASK
                                                   0x4u
#define UARTO_C1_ILT_SHIFT
                                                   2
#define UARTO_C1_ILT_WIDTH
#define UARTO C1 ILT(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 ILT SHIFT)) & UARTO C1 ILT MASK)
#define UARTO C1 WAKE MASK
                                                   0x8u
#define UARTO C1 WAKE SHIFT
                                                   3
#define UARTO C1 WAKE WIDTH
                                                   1
#define UARTO C1 WAKE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 WAKE SHIFT)) & UARTO C1 WAKE MASK)
#define UARTO C1 M MASK
                                                   0x10u
#define UARTO C1 M SHIFT
                                                   4
#define UARTO C1 M WIDTH
                                                   1
\#define UARTO C1 M(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C1 M SHIFT))&UARTO_C1_M_MASK)
#define UARTO C1 RSRC MASK
                                                   0 \times 2.011
#define UARTO C1 RSRC SHIFT
                                                   5
#define UARTO C1 RSRC WIDTH
                                                   1
#define UARTO C1 RSRC(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 RSRC SHIFT)) & UARTO C1 RSRC MASK)
#define UARTO C1 DOZEEN MASK
                                                   0x40u
#define UARTO C1 DOZEEN SHIFT
                                                   6
#define UARTO C1 DOZEEN WIDTH
                                                   1
#define UARTO C1 DOZEEN(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C1 DOZEEN SHIFT))&UARTO C1 DOZEEN MASK)
#define UARTO C1 LOOPS MASK
                                                   0x80u
#define UARTO_C1_LOOPS_SHIFT
                                                   7
#define UARTO_C1_LOOPS_WIDTH
                                                   1
#define UARTO_C1_LOOPS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C1 LOOPS SHIFT)) & UARTO C1 LOOPS MASK)
/* C2 Bit Fields */
#define UARTO C2 SBK MASK
                                                   0x1u
#define UARTO C2 SBK SHIFT
                                                   0
#define UARTO C2 SBK WIDTH
                                                   1
#define UARTO_C2_SBK(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 SBK SHIFT))&UARTO C2 SBK MASK)
#define UARTO C2 RWU MASK
                                                   0x2u
#define UARTO C2 RWU SHIFT
                                                   1
#define UARTO C2 RWU WIDTH
#define UARTO C2 RWU(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 RWU SHIFT))&UARTO C2 RWU MASK)
#define UARTO C2 RE MASK
                                                   0x4u
#define UARTO_C2_RE_SHIFT
                                                   2
#define UART0_C2_RE_WIDTH
                                                   1
#define UARTO C2 RE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 RE SHIFT))&UARTO C2 RE MASK)
                                                   0x8u
#define UARTO C2 TE MASK
#define UARTO C2 TE SHIFT
                                                   3
#define UARTO_C2_TE_WIDTH
                                                   1
```

```
#define UARTO C2 TE(x)
(((uint8_t)(((uint8_t)(x))<<UARTO_C2_TE_SHIFT))&UARTO_C2_TE_MASK)
#define UARTO C2 ILIE MASK
                                                   0x10u
#define UARTO_C2_ILIE_SHIFT
                                                   4
#define UARTO C2 ILIE WIDTH
                                                   1
#define UARTO C2 ILIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 ILIE SHIFT)) & UARTO C2 ILIE MASK)
#define UARTO C2 RIE MASK
                                                   0x20u
#define UARTO C2 RIE SHIFT
                                                   5
#define UARTO C2 RIE WIDTH
                                                   1
#define UARTO C2 RIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C2 RIE SHIFT))&UARTO C2 RIE MASK)
#define UARTO C2 TCIE MASK
                                                   0x40u
#define UARTO C2 TCIE SHIFT
                                                   6
#define UARTO C2 TCIE WIDTH
                                                   1
#define UARTO C2 TCIE(x)
(((uint8_t)(((uint8_t)(x)) << UARTO_C2_TCIE_SHIFT))&UARTO_C2_TCIE_MASK)
#define UARTO C2 TIE MASK
                                                   0x80u
#define UARTO C2 TIE SHIFT
                                                   7
#define UARTO_C2_TIE_WIDTH
                                                   1
#define UARTO C2 TIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C2 TIE SHIFT)) & UARTO C2 TIE MASK)
/* S1 Bit Fields */
#define UARTO S1 PF MASK
                                                   0x1u
#define UARTO S1 PF SHIFT
                                                   0
#define UARTO S1 PF WIDTH
                                                   1
\#define UARTO S1 PF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 PF SHIFT)) & UARTO S1 PF MASK)
#define UARTO S1 FE MASK
                                                   0x2u
#define UARTO S1 FE SHIFT
                                                   1
                                                   1
#define UARTO S1 FE WIDTH
\#define UARTO S1 FE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 FE SHIFT)) & UARTO_S1_FE_MASK)
#define UARTO S1 NF MASK
                                                   0 \times 411
#define UARTO S1 NF SHIFT
                                                   2
#define UARTO S1 NF WIDTH
                                                   1
\#define UARTO S1 NF(x)
(((uint8_t)(((uint8_t)(x))<<UARTO_S1_NF_SHIFT))&UARTO_S1_NF_MASK)
#define UARTO S1 OR MASK
                                                   0x811
#define UARTO S1 OR SHIFT
                                                   3
#define UARTO S1 OR WIDTH
                                                   1
#define UARTO S1 OR(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 OR SHIFT)) & UARTO S1 OR MASK)
#define UARTO S1 IDLE MASK
                                                   0x10u
#define UARTO_S1_IDLE_SHIFT
                                                   4
#define UARTO_S1_IDLE_WIDTH
                                                   1
#define UARTO S1 IDLE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 IDLE SHIFT)) & UARTO S1 IDLE MASK)
#define UARTO S1 RDRF MASK
                                                   0x20u
#define UARTO S1 RDRF SHIFT
                                                   5
#define UARTO S1 RDRF WIDTH
#define UARTO S1 RDRF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 RDRF SHIFT)) & UARTO S1 RDRF MASK)
#define UARTO_S1_TC_MASK
                                                   0x40u
#define UARTO_S1_TC_SHIFT
                                                   6
#define UARTO S1 TC WIDTH
                                                   1
\#define UARTO S1 TC(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 TC SHIFT)) & UARTO S1 TC MASK)
#define UARTO S1 TDRE MASK
                                                   0x80u
#define UARTO_S1 TDRE SHIFT
                                                   7
```

```
#define UARTO S1 TDRE WIDTH
                                                  1
#define UARTO S1 TDRE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S1 TDRE SHIFT)) & UARTO S1 TDRE MASK)
/* S2 Bit Fields */
#define UARTO S2 RAF MASK
                                                  0x111
#define UARTO S2 RAF SHIFT
                                                  0
#define UARTO S2 RAF WIDTH
                                                  1
#define UARTO S2 RAF(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 RAF SHIFT))&UARTO_S2_RAF_MASK)
#define UARTO S2 LBKDE MASK
                                                  0x2u
#define UARTO S2 LBKDE SHIFT
                                                  1
#define UARTO_S2_LBKDE_WIDTH
                                                  1
#define UARTO S2 LBKDE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 LBKDE SHIFT)) & UARTO S2 LBKDE MASK)
#define UARTO S2 BRK13 MASK
                                                  0x4u
#define UARTO S2 BRK13 SHIFT
                                                  2
#define UARTO S2 BRK13 WIDTH
#define UARTO S2 BRK13(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 BRK13 SHIFT)) & UARTO S2 BRK13 MASK)
#define UARTO S2 RWUID MASK
                                                  0x8u
#define UART0_S2_RWUID_SHIFT
#define UARTO_S2_RWUID_WIDTH
                                                  1
#define UARTO S2 RWUID(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 RWUID SHIFT))&UARTO_S2_RWUID_MASK)
#define UARTO S2 RXINV MASK
                                                  0x10u
#define UARTO S2 RXINV SHIFT
#define UARTO S2 RXINV WIDTH
                                                  1
#define UARTO S2 RXINV(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 RXINV SHIFT))&UARTO S2 RXINV MASK)
#define UARTO S2 MSBF MASK
                                                  0x20u
                                                  5
#define UARTO S2 MSBF SHIFT
#define UARTO S2 MSBF WIDTH
#define UARTO S2 MSBF(x)
(((uint8 t)(((uint8 t)(x))<<UARTO S2 MSBF SHIFT))&UARTO S2 MSBF MASK)
#define UARTO S2 RXEDGIF MASK
                                                  0x40u
#define UARTO S2 RXEDGIF SHIFT
                                                  6
#define UARTO_S2_RXEDGIF_WIDTH
                                                  1
#define UARTO_S2_RXEDGIF(x)
(((uint8_t)(((uint8_t)(x))<<UARTO_S2_RXEDGIF_SHIFT))&UARTO_S2_RXEDGIF_MAS
K)
#define UARTO S2 LBKDIF MASK
                                                  0x80u
#define UARTO S2 LBKDIF SHIFT
                                                  7
#define UARTO S2 LBKDIF WIDTH
                                                  1
#define UARTO S2 LBKDIF(x)
(((uint8 t)(((uint8 t)(x)) << UARTO S2 LBKDIF SHIFT)) &UARTO S2 LBKDIF MASK)
/* C3 Bit Fields */
#define UARTO C3 PEIE MASK
                                                  0x1u
                                                  0
#define UARTO C3 PEIE SHIFT
#define UARTO C3 PEIE WIDTH
#define UARTO C3 PEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 PEIE SHIFT))&UARTO C3 PEIE MASK)
#define UARTO C3 FEIE MASK
                                                  0x2u
#define UARTO_C3_FEIE_SHIFT
                                                  1
#define UARTO_C3_FEIE_WIDTH
#define UARTO C3 FEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 FEIE SHIFT))&UARTO C3 FEIE MASK)
#define UARTO C3 NEIE MASK
                                                  0x4u
#define UARTO C3 NEIE SHIFT
#define UARTO C3 NEIE WIDTH
                                                  1
```

```
#define UARTO C3 NEIE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 NEIE SHIFT))&UARTO_C3_NEIE_MASK)
#define UARTO C3 ORIE MASK
                                                   0x8u
#define UARTO_C3_ORIE_SHIFT
                                                   3
#define UARTO C3 ORIE WIDTH
                                                   1
#define UARTO C3 ORIE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 ORIE SHIFT)) & UARTO C3 ORIE MASK)
#define UARTO C3 TXINV MASK
                                                   0x10u
#define UARTO C3 TXINV SHIFT
#define UARTO C3 TXINV WIDTH
                                                   1
#define UARTO C3 TXINV(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C3 TXINV SHIFT)) & UARTO C3 TXINV MASK)
#define UARTO C3 TXDIR MASK
                                                   0x20u
                                                   5
#define UARTO C3 TXDIR SHIFT
#define UARTO C3 TXDIR WIDTH
                                                   1
#define UARTO C3 TXDIR(x)
 (((uint8\_t)(((uint8\_t)(x)) << UART0\_C3\_TXDIR\_SHIFT)) \& UART0\_C3\_TXDIR\_MASK) \\
#define UARTO C3 R9T8 MASK
                                                   0x40u
#define UARTO C3 R9T8 SHIFT
                                                   6
#define UARTO C3 R9T8 WIDTH
                                                   1
#define UARTO C3 R9T8(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 R9T8 SHIFT))&UARTO C3 R9T8 MASK)
#define UARTO C3 R8T9 MASK
                                                   0x80u
#define UARTO C3 R8T9 SHIFT
                                                   7
#define UARTO C3 R8T9 WIDTH
                                                   1
#define UARTO C3 R8T9(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C3 R8T9 SHIFT))&UARTO C3 R8T9 MASK)
/* D Bit Fields */
#define UARTO D ROTO MASK
                                                   0x1u
#define UARTO D ROTO SHIFT
                                                   0
                                                   1
#define UARTO D ROTO WIDTH
#define UARTO D ROTO(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D ROTO SHIFT)) & UARTO D ROTO MASK)
#define UARTO D R1T1 MASK
                                                   0x2u
#define UARTO D R1T1 SHIFT
                                                   1
#define UARTO D R1T1 WIDTH
                                                   1
#define UARTO D R1T1(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R1T1 SHIFT))&UARTO D R1T1 MASK)
#define UARTO D R2T2 MASK
                                                   0x4u
#define UARTO D R2T2 SHIFT
                                                   2
#define UARTO D R2T2 WIDTH
                                                   1
#define UARTO D R2T2(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D R2T2 SHIFT)) & UARTO D R2T2 MASK)
#define UARTO D R3T3 MASK
                                                   0x8u
#define UARTO D R3T3 SHIFT
                                                   3
#define UARTO_D_R3T3_WIDTH
                                                   1
#define UARTO D R3T3(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R3T3 SHIFT))&UARTO D R3T3 MASK)
#define UARTO D R4T4 MASK
                                                   0x10u
#define UARTO D R4T4 SHIFT
                                                   4
#define UARTO D R4T4 WIDTH
#define UARTO D R4T4(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R4T4 SHIFT))&UARTO D R4T4 MASK)
#define UARTO D R5T5 MASK
                                                   0x20u
#define UARTO D R5T5 SHIFT
                                                   5
#define UARTO D R5T5 WIDTH
                                                   1
#define UARTO D R5T5(x)
(((uint8 t)(((uint8 t)(x)) << UARTO D R5T5 SHIFT)) & UARTO D R5T5 MASK)
#define UARTO D R6T6 MASK
                                                   0x40u
#define UARTO D R6T6 SHIFT
                                                   6
```

```
#define UARTO D R6T6 WIDTH
                                                   1
#define UARTO D R6T6(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R6T6 SHIFT))&UARTO D R6T6 MASK)
#define UARTO_D_R7T7_MASK
                                                   0x80u
#define UARTO D R7T7 SHIFT
#define UARTO D R7T7 WIDTH
                                                   1
\#define UARTO D R7T7(x)
(((uint8 t)(((uint8 t)(x))<<UARTO D R7T7 SHIFT))&UARTO D R7T7 MASK)
/* MA1 Bit Fields */
#define UARTO MA1 MA MASK
                                                   0xFFu
#define UARTO MA1 MA SHIFT
                                                   \cap
#define UARTO MA1 MA WIDTH
                                                   8
#define UARTO MA1 MA(x)
(((uint8 t)(((uint8 t)(x)) << UARTO MA1 MA SHIFT)) & UARTO MA1 MA MASK)
/* MA2 Bit Fields */
#define UARTO MA2 MA MASK
                                                   0xFFu
#define UARTO MA2 MA SHIFT
                                                   0
#define UARTO MA2 MA WIDTH
                                                   8
#define UARTO MA2 MA(x)
(((uint8 t)(((uint8 t)(x))<<UARTO MA2 MA SHIFT))&UARTO MA2 MA MASK)
/* C4 Bit Fields */
#define UARTO C4 OSR MASK
                                                   0x1Fu
#define UARTO C4 OSR SHIFT
                                                   \cap
                                                   5
#define UARTO C4 OSR WIDTH
#define UARTO C4 OSR(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 OSR SHIFT))&UARTO C4 OSR MASK)
#define UARTO_C4 M10 MASK
                                                   0x20u
#define UARTO C4 M10 SHIFT
                                                   5
#define UARTO C4 M10 WIDTH
                                                   1
#define UARTO C4 M10(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 M10 SHIFT))&UARTO C4 M10 MASK)
#define UARTO C4 MAEN2 MASK
                                                   0x40u
#define UARTO C4 MAEN2 SHIFT
                                                   6
#define UARTO C4 MAEN2 WIDTH
#define UARTO C4 MAEN2(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 MAEN2 SHIFT))&UARTO C4 MAEN2 MASK)
#define UARTO C4 MAEN1 MASK
                                                   0x80u
#define UARTO_C4_MAEN1_SHIFT
#define UARTO C4 MAEN1 WIDTH
                                                   1
#define UARTO C4 MAEN1(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C4 MAEN1 SHIFT))&UARTO C4 MAEN1 MASK)
/* C5 Bit Fields */
#define UARTO C5 RESYNCDIS MASK
                                                   0x111
#define UARTO C5 RESYNCDIS SHIFT
                                                   \cap
#define UARTO_C5_RESYNCDIS_WIDTH
                                                   1
#define UARTO_C5_RESYNCDIS(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 RESYNCDIS SHIFT)) & UARTO C5 RESYNCDIS
MASK)
#define UARTO C5 BOTHEDGE MASK
                                                   0x2u
#define UARTO C5 BOTHEDGE SHIFT
                                                   1
#define UARTO C5 BOTHEDGE WIDTH
#define UARTO C5 BOTHEDGE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 BOTHEDGE SHIFT)) & UARTO C5 BOTHEDGE M
ASK)
#define UARTO C5 RDMAE MASK
                                                   0x20u
#define UARTO C5 RDMAE SHIFT
                                                   5
                                                   1
#define UARTO C5 RDMAE WIDTH
#define UARTO C5 RDMAE(x)
(((uint8 t)(((uint8 t)(x))<<UARTO C5 RDMAE SHIFT))&UARTO C5 RDMAE MASK)
#define UARTO C5 TDMAE MASK
                                                   0 \times 8011
```

```
#define UARTO C5 TDMAE SHIFT
                                                7
#define UARTO C5 TDMAE WIDTH
#define UARTO_C5_TDMAE(x)
(((uint8 t)(((uint8 t)(x)) << UARTO C5 TDMAE SHIFT)) & UARTO C5 TDMAE MASK)
/*!
* @ }
*/ /* end of group UARTO Register Masks */
/* UARTO - Peripheral instance base addresses */
/** Peripheral UARTO base address */
#define UARTO BASE
                                                (0x4006A000u)
/** Peripheral UARTO base pointer */
#define UARTO
                                                ((UARTO Type
*)UARTO BASE)
#define UARTO BASE PTR
/** Array initializer of UARTO peripheral base addresses */
#define UARTO BASE ADDRS
                                              { UARTO BASE }
/** Array initializer of UARTO peripheral base pointers */
#define UARTO BASE PTRS
                                               { UARTO }
/* -----
  -- UARTO - Register accessor macros
_____ */
/*!
 * @addtogroup UARTO Register Accessor Macros UARTO - Register accessor
macros
* @ {
 * /
/* UARTO - Register instance definitions */
/* UARTO */
#define UARTO BDH
                                                UARTO BDH REG(UARTO)
#define UARTO BDL
                                                UARTO BDL REG(UARTO)
                                                UARTO C1 REG(UARTO)
#define UARTO C1
                                                UARTO C2 REG(UARTO)
#define UARTO C2
#define UARTO S1
                                                UARTO S1 REG(UARTO)
                                                UARTO S2 REG(UARTO)
#define UARTO S2
#define UARTO C3
                                                UARTO C3 REG(UARTO)
                                                UARTO D REG(UARTO)
#define UARTO D
#define UARTO MA1
                                                UARTO_MA1_REG(UARTO)
#define UARTO MA2
                                                UARTO MA2 REG(UARTO)
#define UART0 C4
                                                UARTO C4 REG(UARTO)
#define UARTO C5
                                                UARTO C5 REG(UARTO)
/*!
* @ }
 */ /* end of group UARTO Register Accessor Macros */
/*!
 * @ }
 */ /* end of group UARTO Peripheral Access Layer */
```

```
-- USB Peripheral Access Layer
  ______
---- */
/*!
* @addtogroup USB Peripheral Access Layer USB Peripheral Access Layer
 * @ {
* /
/** USB - Register Layout Typedef */
typedef struct {
 I uint8 t PERID;
                                                 /**< Peripheral ID
register, offset: 0x0 */
      uint8_t RESERVED_0[3];
   _I uint8_t IDCOMP;
                                                 /**< Peripheral ID
Complement register, offset: 0x4 */
   uint8_t RESERVED_1[3];
_I uint8_t REV;
                                                 /**< Peripheral
Revision register, offset: 0x8 */
     uint8 t RESERVED 2[3];
                                                 /**< Peripheral
   I uint8 t ADDINFO;
Additional Info register, offset: 0xC */
      uint8_t RESERVED_3[3];
  IO uint8 t OTGISTAT;
                                                 /**< OTG Interrupt
Status register, offset: 0x10 */
      uint8_t RESERVED_4[3];
   IO uint8 t OTGICR;
                                                 /**< OTG Interrupt
Control Register, offset: 0x14 */
      uint8 t RESERVED 5[3];
   IO uint8 t OTGSTAT;
                                                 /**< OTG Status
register, offset: 0x18 */
     uint8_t RESERVED_6[3];
  IO uint8 t OTGCTL;
                                                 /**< OTG Control
register, offset: 0x1C */
     uint8_t RESERVED_7[99];
  __IO uint8_t ISTAT;
                                                 /**< Interrupt Status
register, offset: 0x80 */
      uint8 t RESERVED 8[3];
                                                 /**< Interrupt Enable
   IO uint8 t INTEN;
register, offset: 0x84 */
      uint8 t RESERVED 9[3];
   IO uint8 t ERRSTAT;
                                                 /**< Error Interrupt
Status register, offset: 0x88 */
      uint8_t RESERVED_10[3];
   IO uint8 t ERREN;
                                                 /**< Error Interrupt
Enable register, offset: 0x8C */
      uint8 t RESERVED 11[3];
   I uint8 t STAT;
                                                 /**< Status register,
offset: 0x90 */
      uint8_t RESERVED_12[3];
   _IO uint8_t CTL;
                                                 /**< Control register,
offset: 0x94 */
      uint8 t RESERVED 13[3];
   IO uint8 t ADDR;
                                                 /**< Address register,
offset: 0x98 */
      uint8 t RESERVED 14[3];
   IO uint8 t BDTPAGE1;
                                                 /**< BDT Page Register
1, offset: 0x9C */
```

```
uint8_t RESERVED_15[3];
                                                  /**< Frame Number
   __IO uint8_t FRMNUML;
Register Low, offset: 0xA0 */
      uint8_t RESERVED_16[3];
   _IO uint8_t FRMNUMH;
                                                  /**< Frame Number
Register High, offset: 0xA4 */
      uint8 t RESERVED 17[3];
   IO uint8 t TOKEN;
                                                  /**< Token register,
offset: 0xA8 */
   uint8_t RESERVED_18[3];
IO uint8_t SOFTHLD;
                                                  /**< SOF Threshold
Register, offset: 0xAC */
      uint8_t RESERVED 19[3];
   IO uint8 t BDTPAGE2;
                                                  /**< BDT Page Register
2, offset: 0xB0 */
      uint8 t RESERVED 20[3];
  IO uint8 t BDTPAGE3;
                                                  /**< BDT Page Register
3, offset: 0 \times B4 \times /
      uint8 t RESERVED 21[11];
                                                  /* offset: 0xC0, array
  struct {
step: 0x4 */
                                                    /**< Endpoint
   IO uint8 t ENDPT;
Control register, array offset: 0xC0, array step: 0x4 */
        uint8 t RESERVED 0[3];
  } ENDPOINT[16];
  IO uint8 t USBCTRL;
                                                  /**< USB Control
register, offset: 0x100 */
      uint8_t RESERVED 22[3];
   _I uint8_t OBSERVE;
                                                  /**< USB OTG Observe
register, offset: 0x104 */
      uint8 t RESERVED 23[3];
   IO uint8 t CONTROL;
                                                 /**< USB OTG Control
register, offset: 0x108 */
     uint8 t RESERVED 24[3];
  IO uint8 t USBTRC0;
                                                 /**< USB Transceiver
Control Register 0, offset: 0x10C */
     uint8_t RESERVED_25[7];
  __IO uint8_t USBFRMADJUST;
                                                  /**< Frame Adjust
Register, offset: 0x114 */
} USB Type, *USB MemMapPtr;
/* -----
  -- USB - Register accessor macros
---- */
/*!
* @addtogroup USB Register Accessor Macros USB - Register accessor
macros
 * @ {
 */
/* USB - Register accessors */
#define USB PERID REG(base)
                                                ((base)->PERID)
#define USB IDCOMP REG(base)
                                                ((base)->IDCOMP)
#define USB REV REG(base)
                                                ((base)->REV)
#define USB ADDINFO REG(base)
                                                ((base)->ADDINFO)
#define USB OTGISTAT REG(base)
                                                 ((base) ->OTGISTAT)
```

```
#define USB OTGICR REG(base)
                                                ((base) ->OTGICR)
#define USB OTGSTAT REG(base)
                                                ((base)->OTGSTAT)
#define USB_OTGCTL_REG(base)
                                                ((base)->OTGCTL)
#define USB_ISTAT_REG(base)
                                                ((base)->ISTAT)
#define USB INTEN REG(base)
                                                ((base)->INTEN)
#define USB ERRSTAT REG(base)
                                                ((base)->ERRSTAT)
#define USB ERREN REG(base)
                                                ((base)->ERREN)
#define USB STAT REG(base)
                                                ((base) ->STAT)
#define USB CTL REG(base)
                                                ((base)->CTL)
#define USB ADDR REG(base)
                                                ((base) ->ADDR)
#define USB BDTPAGE1 REG(base)
                                                ((base)->BDTPAGE1)
#define USB FRMNUML REG(base)
                                                ((base)->FRMNUML)
#define USB FRMNUMH REG(base)
                                                ((base)->FRMNUMH)
#define USB TOKEN REG(base)
                                                ((base)->TOKEN)
#define USB SOFTHLD REG(base)
                                                ((base)->SOFTHLD)
#define USB BDTPAGE2 REG(base)
                                               ((base) ->BDTPAGE2)
#define USB BDTPAGE3 REG(base)
                                                ((base)->BDTPAGE3)
#define USB ENDPT REG(base, index)
                                                ((base)-
>ENDPOINT[index].ENDPT)
#define USB ENDPT COUNT
                                                16
#define USB USBCTRL REG(base)
                                               ((base)->USBCTRL)
#define USB OBSERVE REG(base)
                                               ((base)->OBSERVE)
#define USB CONTROL REG(base)
                                               ((base)->CONTROL)
#define USB USBTRC0 REG(base)
                                               ((base)->USBTRC0)
#define USB USBFRMADJUST REG(base)
                                               ((base) ->USBFRMADJUST)
/*!
* @ }
 */ /* end of group USB Register Accessor Macros */
/* -----
_____
  -- USB Register Masks
  ______
---- */
/*!
* @addtogroup USB Register Masks USB Register Masks
* @ {
*/
/* PERID Bit Fields */
#define USB PERID ID MASK
                                                0x3Fu
#define USB_PERID_ID_SHIFT
                                                \cap
#define USB_PERID_ID_WIDTH
                                                6
#define USB PERID ID(x)
(((uint8 t)(((uint8 t)(x)) << USB PERID ID SHIFT)) & USB PERID ID MASK)
/* IDCOMP Bit Fields */
#define USB IDCOMP NID MASK
                                                0x3Fu
#define USB IDCOMP NID SHIFT
                                                0
#define USB IDCOMP NID WIDTH
                                                6
#define USB IDCOMP NID(x)
(((uint8_t)(((uint8_t)(x)) << USB_IDCOMP_NID_SHIFT)) &USB_IDCOMP_NID_MASK)</pre>
/* REV Bit Fields */
#define USB REV REV MASK
                                                OxFF11
#define USB REV REV SHIFT
                                                \cap
#define USB REV REV WIDTH
#define USB REV REV(x)
(((uint8 t)(((uint8 t)(x)) << USB REV REV SHIFT)) & USB REV REV MASK)
```

```
/* ADDINFO Bit Fields */
#define USB ADDINFO IEHOST MASK
                                                 0x1u
#define USB_ADDINFO_IEHOST_SHIFT
#define USB_ADDINFO_IEHOST_WIDTH
#define USB ADDINFO IEHOST(x)
(((uint8 t)(((uint8 t)(x)) < USB ADDINFO IEHOST SHIFT)) & USB ADDINFO IEHOST
#define USB ADDINFO IRONUM MASK
                                                  0xF8u
#define USB ADDINFO IRQNUM SHIFT
#define USB ADDINFO IRQNUM WIDTH
#define USB ADDINFO IRQNUM(x)
(((uint8 t)(((uint8 t)(x)) < USB ADDINFO IRQNUM SHIFT)) & USB ADDINFO IRQNUM
_MASK)
/* OTGISTAT Bit Fields */
#define USB OTGISTAT AVBUSCHG MASK
                                                  0x1u
#define USB OTGISTAT AVBUSCHG SHIFT
                                                  0
#define USB OTGISTAT AVBUSCHG WIDTH
#define USB OTGISTAT AVBUSCHG(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGISTAT AVBUSCHG SHIFT)) &USB OTGISTAT AV
BUSCHG MASK)
#define USB OTGISTAT B SESS CHG MASK
                                                 0x4u
#define USB OTGISTAT B SESS CHG SHIFT
#define USB OTGISTAT B SESS CHG WIDTH
#define USB OTGISTAT B SESS CHG(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT B SESS CHG SHIFT)) & USB OTGISTAT
B SESS CHG MASK)
#define USB OTGISTAT SESSVLDCHG MASK
                                                  0x8u
#define USB OTGISTAT SESSVLDCHG SHIFT
#define USB OTGISTAT SESSVLDCHG WIDTH
#define USB OTGISTAT SESSVLDCHG(x)
(((uint8_t)(((uint8_t)(x))<<USB OTGISTAT SESSVLDCHG SHIFT))&USB OTGISTAT
SESSVLDCHG MASK)
#define USB OTGISTAT LINE STATE CHG MASK
                                                  0x20u
#define USB OTGISTAT LINE STATE CHG SHIFT
#define USB OTGISTAT LINE STATE CHG WIDTH
                                                  1
#define USB OTGISTAT LINE STATE CHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT LINE STATE CHG SHIFT)) & USB OTGIS
TAT_LINE_STATE_CHG_MASK)
#define USB OTGISTAT ONEMSEC MASK
                                                  0x40u
#define USB OTGISTAT ONEMSEC SHIFT
                                                  6
#define USB OTGISTAT ONEMSEC WIDTH
#define USB OTGISTAT ONEMSEC(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGISTAT ONEMSEC SHIFT)) & USB OTGISTAT ONE
MSEC MASK)
#define USB OTGISTAT IDCHG MASK
                                                  0x80u
#define USB_OTGISTAT_IDCHG_SHIFT
#define USB OTGISTAT IDCHG WIDTH
#define USB OTGISTAT IDCHG(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGISTAT IDCHG SHIFT)) & USB OTGISTAT IDCHG
MASK)
/* OTGICR Bit Fields */
#define USB OTGICR AVBUSEN MASK
                                                  0x1u
#define USB OTGICR AVBUSEN SHIFT
                                                  0
#define USB_OTGICR_AVBUSEN_WIDTH
#define USB OTGICR AVBUSEN(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGICR AVBUSEN SHIFT)) & USB OTGICR AVBUSEN
MASK)
#define USB OTGICR BSESSEN MASK
                                                  0x4u
#define USB OTGICR BSESSEN SHIFT
                                                  2
#define USB OTGICR BSESSEN WIDTH
                                                  1
```

```
#define USB OTGICR BSESSEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR BSESSEN SHIFT)) & USB OTGICR BSESSEN
MASK)
#define USB OTGICR SESSVLDEN MASK
                                                  0x8u
#define USB OTGICR SESSVLDEN SHIFT
#define USB OTGICR SESSVLDEN WIDTH
#define USB OTGICR SESSVLDEN(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGICR SESSVLDEN SHIFT)) & USB OTGICR SESSV
LDEN MASK)
#define USB OTGICR LINESTATEEN MASK
                                                  0x20u
#define USB OTGICR LINESTATEEN SHIFT
#define USB OTGICR LINESTATEEN WIDTH
                                                   1
#define USB OTGICR LINESTATEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGICR LINESTATEEN SHIFT)) &USB OTGICR LIN
ESTATEEN MASK)
#define USB OTGICR ONEMSECEN MASK
                                                  0x40u
#define USB OTGICR ONEMSECEN SHIFT
                                                   6
#define USB OTGICR ONEMSECEN WIDTH
                                                   1
#define USB OTGICR ONEMSECEN(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGICR ONEMSECEN SHIFT)) & USB OTGICR ONEMS
ECEN MASK)
#define USB OTGICR IDEN MASK
                                                   0x80u
#define USB OTGICR IDEN SHIFT
#define USB OTGICR IDEN WIDTH
                                                   1
#define USB OTGICR IDEN(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGICR IDEN SHIFT)) &USB OTGICR IDEN MASK)
/* OTGSTAT Bit Fields */
#define USB OTGSTAT AVBUSVLD MASK
                                                  0x1u
#define USB OTGSTAT AVBUSVLD SHIFT
#define USB OTGSTAT AVBUSVLD WIDTH
#define USB OTGSTAT AVBUSVLD(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT AVBUSVLD SHIFT)) & USB OTGSTAT AVBU
SVLD MASK)
#define USB OTGSTAT BSESSEND MASK
                                                  0x4u
#define USB OTGSTAT BSESSEND SHIFT
#define USB OTGSTAT BSESSEND WIDTH
#define USB OTGSTAT BSESSEND(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGSTAT BSESSEND SHIFT)) & USB OTGSTAT BSES
SEND MASK)
#define USB OTGSTAT SESS VLD MASK
                                                  0x8u
#define USB OTGSTAT SESS VLD SHIFT
                                                   3
#define USB OTGSTAT SESS VLD WIDTH
#define USB OTGSTAT SESS VLD(x)
(((uint8 t) (((uint8 t) (x)) << USB OTGSTAT SESS VLD SHIFT)) &USB OTGSTAT SESS
#define USB_OTGSTAT_LINESTATESTABLE_MASK
                                                  0x20u
#define USB OTGSTAT LINESTATESTABLE SHIFT
                                                  5
#define USB_OTGSTAT LINESTATESTABLE WIDTH
#define USB OTGSTAT LINESTATESTABLE(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT LINESTATESTABLE SHIFT)) & USB OTGST
AT LINESTATESTABLE MASK)
#define USB OTGSTAT ONEMSECEN MASK
                                                  0x40u
#define USB_OTGSTAT_ONEMSECEN_SHIFT
                                                   6
#define USB_OTGSTAT_ONEMSECEN_WIDTH
#define USB OTGSTAT ONEMSECEN(x)
(((uint8 t) (((uint8 t) (x)) < USB OTGSTAT ONEMSECEN SHIFT)) & USB OTGSTAT ONE
MSECEN MASK)
#define USB OTGSTAT ID MASK
                                                  0x80u
#define USB OTGSTAT ID SHIFT
                                                   7
#define USB OTGSTAT ID WIDTH
                                                   1
```

```
#define USB OTGSTAT ID(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGSTAT ID SHIFT)) & USB OTGSTAT ID MASK)
/* OTGCTL Bit Fields */
#define USB_OTGCTL_OTGEN_MASK
                                                   0x4u
#define USB OTGCTL OTGEN SHIFT
#define USB OTGCTL OTGEN WIDTH
                                                   1
#define USB OTGCTL OTGEN(x)
(((uint8 t)(((uint8 t)(x)) < USB OTGCTL OTGEN SHIFT)) & USB OTGCTL OTGEN MAS
#define USB OTGCTL DMLOW MASK
                                                   0x10u
#define USB OTGCTL DMLOW SHIFT
                                                   4
#define USB OTGCTL DMLOW WIDTH
                                                   1
#define USB OTGCTL DMLOW(x)
(((uint8 t)(((uint8 t)(x))<<USB OTGCTL DMLOW SHIFT))&USB OTGCTL DMLOW MAS
K)
#define USB OTGCTL DPLOW MASK
                                                   0x20u
#define USB OTGCTL DPLOW SHIFT
                                                   5
#define USB OTGCTL DPLOW WIDTH
                                                   1
#define USB OTGCTL DPLOW(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL DPLOW SHIFT)) & USB OTGCTL DPLOW MAS
K)
#define USB OTGCTL DPHIGH MASK
                                                   0x80u
#define USB OTGCTL DPHIGH SHIFT
                                                   7
#define USB OTGCTL DPHIGH WIDTH
                                                   1
#define USB OTGCTL DPHIGH(x)
(((uint8 t)(((uint8 t)(x)) << USB OTGCTL DPHIGH SHIFT)) & USB OTGCTL DPHIGH M
ASK)
/* ISTAT Bit Fields */
#define USB ISTAT USBRST MASK
                                                   0x1u
#define USB ISTAT USBRST SHIFT
                                                   0
                                                   1
#define USB ISTAT USBRST WIDTH
#define USB ISTAT USBRST(x)
(((uint8_t)(((uint8_t)(x))<<USB_ISTAT_USBRST_SHIFT))&USB_ISTAT_USBRST_MAS</pre>
#define USB ISTAT ERROR MASK
                                                   0x2u
#define USB ISTAT ERROR SHIFT
                                                   1
#define USB_ISTAT_ERROR_WIDTH
                                                   1
#define USB_ISTAT_ERROR(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT ERROR SHIFT)) & USB ISTAT ERROR MASK)
#define USB ISTAT SOFTOK MASK
                                                   0x4u
#define USB ISTAT SOFTOK SHIFT
                                                   2
#define USB ISTAT SOFTOK WIDTH
                                                   1
#define USB ISTAT SOFTOK(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT SOFTOK SHIFT)) &USB ISTAT SOFTOK MAS
#define USB_ISTAT_TOKDNE_MASK
                                                   0x8u
#define USB ISTAT TOKDNE SHIFT
                                                   3
#define USB ISTAT TOKDNE WIDTH
                                                   1
#define USB ISTAT TOKDNE(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT TOKDNE SHIFT)) &USB ISTAT TOKDNE MAS
K)
#define USB ISTAT SLEEP MASK
                                                   0x10u
#define USB ISTAT SLEEP SHIFT
                                                   4
#define USB_ISTAT_SLEEP_WIDTH
#define USB ISTAT SLEEP(x)
(((uint8 t) (((uint8 t) (x)) << USB ISTAT SLEEP SHIFT)) & USB ISTAT SLEEP MASK)
#define USB ISTAT RESUME MASK
                                                  0x20u
#define USB ISTAT RESUME SHIFT
                                                   5
#define USB ISTAT RESUME WIDTH
                                                   1
```

```
#define USB ISTAT RESUME(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT RESUME SHIFT)) & USB ISTAT RESUME MAS
#define USB ISTAT ATTACH MASK
                                                   0x40u
#define USB ISTAT ATTACH SHIFT
                                                   6
#define USB ISTAT ATTACH WIDTH
                                                   1
#define USB ISTAT ATTACH(x)
(((uint8 t)(((uint8 t)(x)) << USB ISTAT ATTACH SHIFT)) & USB ISTAT ATTACH MAS
#define USB ISTAT STALL MASK
                                                   0x80u
#define USB ISTAT STALL SHIFT
                                                   7
#define USB ISTAT STALL WIDTH
                                                   1
#define USB ISTAT STALL(x)
(((uint8 t)(((uint8 t)(x))<<USB ISTAT STALL SHIFT))&USB ISTAT STALL MASK)
/* INTEN Bit Fields */
#define USB INTEN USBRSTEN MASK
                                                   0x1u
#define USB INTEN USBRSTEN SHIFT
                                                   0
#define USB INTEN USBRSTEN WIDTH
                                                   1
#define USB INTEN USBRSTEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN USBRSTEN SHIFT)) & USB INTEN USBRSTEN
MASK)
#define USB INTEN ERROREN MASK
                                                   0x2u
#define USB INTEN ERROREN SHIFT
                                                   1
#define USB INTEN ERROREN WIDTH
                                                   1
#define USB INTEN ERROREN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN ERROREN SHIFT)) & USB INTEN ERROREN M
ASK)
#define USB INTEN SOFTOKEN MASK
                                                   0x4u
#define USB INTEN SOFTOKEN SHIFT
#define USB INTEN SOFTOKEN WIDTH
#define USB INTEN SOFTOKEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN SOFTOKEN SHIFT)) & USB INTEN SOFTOKEN
MASK)
#define USB INTEN TOKDNEEN MASK
                                                   0x8u
#define USB INTEN TOKDNEEN SHIFT
                                                   3
#define USB INTEN TOKDNEEN WIDTH
#define USB_INTEN_TOKDNEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN TOKONEEN SHIFT)) & USB INTEN TOKONEEN
MASK)
#define USB INTEN SLEEPEN MASK
                                                   0x10u
#define USB INTEN SLEEPEN SHIFT
                                                   4
#define USB INTEN SLEEPEN WIDTH
                                                   1
#define USB INTEN SLEEPEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN SLEEPEN SHIFT)) & USB INTEN SLEEPEN M
#define USB INTEN RESUMEEN MASK
                                                   0x20u
#define USB INTEN RESUMEEN SHIFT
                                                   5
#define USB INTEN RESUMEEN WIDTH
                                                   1
#define USB INTEN RESUMEEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN RESUMEEN SHIFT)) & USB INTEN RESUMEEN
MASK)
#define USB INTEN ATTACHEN MASK
                                                   0x40u
#define USB INTEN ATTACHEN SHIFT
                                                   6
#define USB_INTEN_ATTACHEN_WIDTH
#define USB INTEN ATTACHEN(x)
(((uint8 t) (((uint8 t) (x)) << USB INTEN ATTACHEN SHIFT)) & USB INTEN ATTACHEN
MASK)
#define USB INTEN STALLEN MASK
                                                   0x80u
#define USB INTEN STALLEN SHIFT
                                                   7
#define USB INTEN STALLEN WIDTH
                                                   1
```

```
#define USB INTEN STALLEN(x)
(((uint8 t)(((uint8 t)(x)) << USB INTEN STALLEN SHIFT)) & USB INTEN STALLEN M
ASK)
/* ERRSTAT Bit Fields */
#define USB ERRSTAT PIDERR MASK
                                                   0x1u
#define USB ERRSTAT PIDERR SHIFT
                                                   \cap
#define USB ERRSTAT PIDERR WIDTH
                                                   1
#define USB ERRSTAT PIDERR(x)
(((uint8_t)(((uint8_t)(x))<<USB ERRSTAT PIDERR SHIFT))&USB ERRSTAT PIDERR
MASK)
#define USB ERRSTAT CRC5EOF MASK
                                                   0x2u
#define USB ERRSTAT CRC5EOF SHIFT
                                                   1
#define USB ERRSTAT CRC5EOF WIDTH
#define USB ERRSTAT CRC5EOF(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT CRC5EOF SHIFT))&USB ERRSTAT CRC5E
OF MASK)
#define USB ERRSTAT CRC16 MASK
                                                   0x4u
#define USB ERRSTAT CRC16 SHIFT
                                                   2
#define USB ERRSTAT CRC16 WIDTH
#define USB ERRSTAT CRC16(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT CRC16 SHIFT)) & USB ERRSTAT CRC16 M
                                                   0x8u
#define USB ERRSTAT DFN8 MASK
#define USB ERRSTAT DFN8 SHIFT
                                                   3
#define USB ERRSTAT DFN8 WIDTH
#define USB ERRSTAT DFN8(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT DFN8 SHIFT)) & USB ERRSTAT DFN8 MAS
K)
#define USB ERRSTAT BTOERR MASK
                                                   0x10u
#define USB ERRSTAT BTOERR SHIFT
#define USB ERRSTAT BTOERR WIDTH
                                                   1
#define USB ERRSTAT BTOERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTOERR SHIFT)) & USB ERRSTAT BTOERR
MASK)
#define USB ERRSTAT DMAERR MASK
                                                   0x20u
#define USB ERRSTAT DMAERR SHIFT
                                                   5
#define USB ERRSTAT DMAERR WIDTH
                                                   1
#define USB_ERRSTAT_DMAERR(x)
(((uint8 t)(((uint8 t)(x))<<USB ERRSTAT DMAERR SHIFT))&USB ERRSTAT DMAERR
MASK)
#define USB ERRSTAT BTSERR MASK
                                                   0x80u
#define USB ERRSTAT BTSERR SHIFT
                                                   7
#define USB ERRSTAT BTSERR WIDTH
                                                   1
#define USB ERRSTAT BTSERR(x)
(((uint8 t)(((uint8 t)(x)) << USB ERRSTAT BTSERR SHIFT)) & USB ERRSTAT BTSERR
MASK)
/* ERREN Bit Fields */
#define USB ERREN PIDERREN MASK
                                                   0x1u
#define USB ERREN PIDERREN SHIFT
                                                   \cap
#define USB ERREN PIDERREN WIDTH
                                                   1
#define USB ERREN PIDERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN PIDERREN SHIFT)) & USB ERREN PIDERREN
MASK)
#define USB ERREN CRC5EOFEN MASK
                                                   0x2u
#define USB ERREN CRC5EOFEN SHIFT
                                                   1
#define USB ERREN CRC5EOFEN WIDTH
#define USB ERREN CRC5EOFEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN CRC5EOFEN SHIFT))&USB ERREN CRC5EOF
EN MASK)
#define USB ERREN CRC16EN MASK
                                                   0x4u
```

```
#define USB ERREN CRC16EN SHIFT
                                                   2
#define USB ERREN CRC16EN WIDTH
#define USB_ERREN_CRC16EN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN CRC16EN SHIFT))&USB ERREN CRC16EN M
ASK)
#define USB ERREN DFN8EN MASK
                                                   0x811
#define USB ERREN DFN8EN SHIFT
                                                   3
#define USB ERREN DFN8EN WIDTH
                                                   1
#define USB ERREN DFN8EN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN DFN8EN SHIFT)) & USB ERREN DFN8EN MAS
K)
#define USB ERREN BTOERREN MASK
                                                   0x10u
#define USB ERREN BTOERREN SHIFT
                                                   4
                                                   1
#define USB ERREN BTOERREN WIDTH
#define USB ERREN BTOERREN(x)
(((uint8_t)(((uint8_t)(x))<<USB_ERREN_BTOERREN_SHIFT))&USB_ERREN_BTOERREN
MASK)
#define USB ERREN DMAERREN MASK
                                                   0x20u
#define USB ERREN DMAERREN SHIFT
                                                   5
#define USB ERREN DMAERREN WIDTH
                                                   1
#define USB ERREN DMAERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN DMAERREN SHIFT)) & USB ERREN DMAERREN
MASK)
#define USB ERREN BTSERREN MASK
                                                   0x80u
#define USB ERREN BTSERREN SHIFT
#define USB ERREN BTSERREN WIDTH
                                                   1
#define USB ERREN BTSERREN(x)
(((uint8 t)(((uint8 t)(x)) << USB ERREN BTSERREN SHIFT)) & USB ERREN BTSERREN
MASK)
\overline{/}* STAT Bit Fields */
#define USB STAT ODD MASK
                                                   0x4u
#define USB STAT ODD SHIFT
                                                   2
#define USB STAT ODD WIDTH
#define USB STAT ODD(x)
(((uint8 t)(((uint8 t)(x))<<USB STAT ODD SHIFT))&USB STAT ODD MASK)
#define USB STAT TX MASK
                                                   0x8u
#define USB_STAT_TX_SHIFT
#define USB_STAT_TX_WIDTH
#define USB STAT TX(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT TX SHIFT)) & USB STAT TX MASK)
#define USB STAT ENDP MASK
                                                   0xF0u
#define USB STAT ENDP SHIFT
                                                   4
#define USB STAT ENDP WIDTH
#define USB STAT ENDP(x)
(((uint8 t)(((uint8 t)(x)) << USB STAT ENDP SHIFT)) & USB STAT ENDP MASK)
/* CTL Bit Fields */
#define USB CTL USBENSOFEN MASK
                                                   0x1u
#define USB_CTL USBENSOFEN SHIFT
                                                   \cap
#define USB CTL USBENSOFEN WIDTH
#define USB CTL USBENSOFEN(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL USBENSOFEN SHIFT)) &USB CTL USBENSOFEN
MASK)
#define USB CTL ODDRST MASK
                                                   0x2u
#define USB_CTL_ODDRST_SHIFT
#define USB CTL ODDRST WIDTH
#define USB CTL ODDRST(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL ODDRST SHIFT)) & USB CTL ODDRST MASK)
#define USB CTL RESUME MASK
                                                   0x4u
#define USB CTL RESUME SHIFT
                                                   2
#define USB CTL RESUME WIDTH
                                                   1
```

```
#define USB CTL RESUME(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL RESUME SHIFT)) & USB CTL RESUME MASK)
#define USB CTL HOSTMODEEN MASK
                                                   0x8u
#define USB_CTL_HOSTMODEEN_SHIFT
#define USB CTL HOSTMODEEN WIDTH
                                                   1
#define USB CTL HOSTMODEEN(x)
(((uint8 t)(((uint8 t)(x)) < USB CTL HOSTMODEEN SHIFT)) & USB CTL HOSTMODEEN
#define USB CTL RESET MASK
                                                   0 \times 10 u
#define USB CTL RESET SHIFT
                                                   Δ
#define USB CTL RESET WIDTH
                                                   1
#define USB CTL RESET(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL RESET SHIFT)) & USB CTL RESET MASK)
#define USB CTL TXSUSPENDTOKENBUSY MASK
#define USB CTL TXSUSPENDTOKENBUSY SHIFT
                                                   5
#define USB CTL TXSUSPENDTOKENBUSY WIDTH
#define USB CTL TXSUSPENDTOKENBUSY(x)
(((uint8 t) (((uint8 t) (x)) << USB CTL TXSUSPENDTOKENBUSY SHIFT)) &USB CTL TX
SUSPENDTOKENBUSY MASK)
#define USB CTL SE0 MASK
                                                   0x40u
#define USB CTL SEO SHIFT
                                                   6
#define USB CTL SEO WIDTH
                                                   1
#define USB CTL SEO(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL SE0 SHIFT))&USB_CTL_SE0_MASK)
#define USB CTL JSTATE MASK
                                                   0x80u
#define USB CTL JSTATE SHIFT
                                                   7
#define USB CTL JSTATE WIDTH
                                                   1
#define USB CTL JSTATE(x)
(((uint8 t)(((uint8 t)(x)) << USB CTL JSTATE SHIFT)) &USB CTL JSTATE MASK)
/* ADDR Bit Fields */
#define USB ADDR ADDR MASK
                                                   0x7Fu
#define USB ADDR ADDR SHIFT
                                                   0
#define USB ADDR ADDR WIDTH
                                                   7
#define USB ADDR ADDR(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDR ADDR SHIFT)) & USB ADDR ADDR MASK)
#define USB ADDR LSEN MASK
                                                   0x80u
#define USB ADDR LSEN SHIFT
                                                   7
#define USB_ADDR_LSEN_WIDTH
                                                   1
#define USB ADDR LSEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ADDR LSEN SHIFT)) & USB ADDR LSEN MASK)
/* BDTPAGE1 Bit Fields */
#define USB BDTPAGE1 BDTBA MASK
                                                   0xFEu
#define USB BDTPAGE1 BDTBA SHIFT
                                                   1
#define USB BDTPAGE1 BDTBA WIDTH
                                                   7
#define USB BDTPAGE1 BDTBA(x)
(((uint8 t)(((uint8 t)(x)) << USB BDTPAGE1 BDTBA SHIFT)) & USB BDTPAGE1 BDTBA
MASK)
\overline{/}* FRMNUML Bit Fields */
#define USB FRMNUML FRM MASK
                                                   0xFFu
#define USB FRMNUML FRM SHIFT
#define USB FRMNUML FRM WIDTH
#define USB FRMNUML FRM(x)
(((uint8 t)(((uint8 t)(x)) << USB FRMNUML FRM SHIFT)) & USB FRMNUML FRM MASK)
/* FRMNUMH Bit Fields */
#define USB FRMNUMH FRM MASK
                                                   0x711
#define USB FRMNUMH FRM SHIFT
                                                   \cap
                                                   3
#define USB FRMNUMH FRM WIDTH
#define USB FRMNUMH FRM(x)
(((uint8 t)(((uint8 t)(x)) << USB FRMNUMH FRM SHIFT)) & USB FRMNUMH FRM MASK)
/* TOKEN Bit Fields */
```

```
#define USB TOKEN TOKENENDPT MASK
                                                 0xFu
#define USB_TOKEN_TOKENENDPT_SHIFT
#define USB_TOKEN_TOKENENDPT_WIDTH
                                                   4
#define USB_TOKEN_TOKENENDPT(x)
(((uint8 t)(((uint8 t)(x)) << USB TOKEN TOKENENDPT SHIFT)) & USB TOKEN TOKENE
NDPT MASK)
#define USB TOKEN TOKENPID MASK
                                                   0xF0u
#define USB TOKEN TOKENPID SHIFT
#define USB TOKEN TOKENPID WIDTH
#define USB TOKEN TOKENPID(x)
(((uint8 t) (((uint8 t) (x)) << USB TOKEN TOKENPID SHIFT)) & USB TOKEN TOKENPID
MASK)
/* SOFTHLD Bit Fields */
#define USB SOFTHLD CNT MASK
                                                   0xFFu
#define USB SOFTHLD CNT SHIFT
                                                   \cap
#define USB SOFTHLD CNT WIDTH
                                                   8
#define USB SOFTHLD CNT(x)
(((uint8 t) (((uint8 t) (x)) << USB SOFTHLD CNT SHIFT)) &USB SOFTHLD CNT MASK)
/* BDTPAGE2 Bit Fields */
#define USB BDTPAGE2 BDTBA MASK
                                                   0xFFu
#define USB BDTPAGE2 BDTBA SHIFT
#define USB BDTPAGE2 BDTBA WIDTH
                                                   8
#define USB BDTPAGE2_BDTBA(x)
(((uint8 t)(((uint8 t)(x)) << USB BDTPAGE2 BDTBA SHIFT)) & USB BDTPAGE2 BDTBA
MASK)
/* BDTPAGE3 Bit Fields */
#define USB BDTPAGE3 BDTBA MASK
                                                   0xFFu
#define USB BDTPAGE3 BDTBA SHIFT
#define USB BDTPAGE3 BDTBA WIDTH
#define USB BDTPAGE3 BDTBA(x)
(((uint8 t) (((uint8 t) (x)) << USB BDTPAGE3 BDTBA SHIFT)) & USB BDTPAGE3 BDTBA
MASK)
/* ENDPT Bit Fields */
#define USB ENDPT EPHSHK MASK
                                                   0x1u
#define USB ENDPT EPHSHK SHIFT
                                                   \cap
#define USB ENDPT EPHSHK WIDTH
#define USB ENDPT EPHSHK(x)
(((uint8_t)(((uint8_t)(x))<<USB_ENDPT_EPHSHK_SHIFT))&USB_ENDPT_EPHSHK_MAS
#define USB ENDPT EPSTALL MASK
                                                   0x2u
#define USB ENDPT EPSTALL SHIFT
                                                   1
#define USB ENDPT EPSTALL WIDTH
#define USB_ENDPT_EPSTALL(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPSTALL SHIFT)) & USB ENDPT EPSTALL M
#define USB ENDPT EPTXEN MASK
                                                   0x4u
#define USB ENDPT EPTXEN SHIFT
                                                   2
#define USB ENDPT EPTXEN WIDTH
                                                   1
#define USB ENDPT EPTXEN(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPTXEN SHIFT)) & USB ENDPT EPTXEN MAS
K)
#define USB ENDPT EPRXEN MASK
                                                   0x8u
#define USB ENDPT EPRXEN SHIFT
                                                   3
#define USB_ENDPT_EPRXEN_WIDTH
#define USB ENDPT EPRXEN(x)
(((uint8 t) (((uint8 t) (x)) << USB ENDPT EPRXEN SHIFT)) & USB ENDPT EPRXEN MAS
K)
#define USB ENDPT EPCTLDIS MASK
                                                   0x10u
#define USB ENDPT EPCTLDIS SHIFT
                                                   4
#define USB ENDPT EPCTLDIS WIDTH
                                                   1
```

```
#define USB ENDPT EPCTLDIS(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT EPCTLDIS SHIFT)) & USB ENDPT EPCTLDIS
MASK)
#define USB ENDPT RETRYDIS MASK
                                                  0x40u
#define USB ENDPT RETRYDIS SHIFT
                                                  6
#define USB ENDPT RETRYDIS WIDTH
                                                  1
#define USB ENDPT RETRYDIS(x)
(((uint8 t)(((uint8 t)(x)) < USB ENDPT RETRYDIS SHIFT)) & USB ENDPT RETRYDIS
MASK)
#define USB ENDPT HOSTWOHUB MASK
                                                  0x80u
#define USB_ENDPT_HOSTWOHUB_SHIFT
                                                  7
#define USB ENDPT HOSTWOHUB WIDTH
                                                  1
#define USB ENDPT HOSTWOHUB(x)
(((uint8 t)(((uint8 t)(x)) << USB ENDPT HOSTWOHUB SHIFT)) & USB ENDPT HOSTWOH
UB MASK)
/* USBCTRL Bit Fields */
#define USB USBCTRL PDE MASK
                                                  0x40u
#define USB USBCTRL PDE SHIFT
#define USB USBCTRL PDE WIDTH
#define USB USBCTRL PDE(x)
(((uint8_t)(((uint8_t)(x))<<USB USBCTRL PDE SHIFT))&USB USBCTRL PDE MASK)
#define USB USBCTRL SUSP MASK
                                                  0x80u
#define USB_USBCTRL SUSP SHIFT
                                                  7
#define USB USBCTRL SUSP WIDTH
                                                  1
#define USB USBCTRL SUSP(x)
(((uint8 t)(((uint8 t)(x)) << USB USBCTRL SUSP SHIFT)) &USB USBCTRL SUSP MAS
K)
/* OBSERVE Bit Fields */
#define USB OBSERVE DMPD MASK
                                                  0x10u
#define USB OBSERVE DMPD SHIFT
                                                  1
#define USB OBSERVE DMPD WIDTH
#define USB OBSERVE DMPD(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DMPD SHIFT)) & USB OBSERVE DMPD MAS
#define USB OBSERVE DPPD MASK
                                                  0x40u
#define USB OBSERVE DPPD SHIFT
                                                   6
#define USB OBSERVE DPPD WIDTH
                                                   1
#define USB_OBSERVE_DPPD(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DPPD SHIFT)) & USB OBSERVE DPPD MAS
#define USB OBSERVE DPPU MASK
                                                  0x80u
#define USB OBSERVE DPPU SHIFT
                                                  7
#define USB OBSERVE DPPU WIDTH
                                                  1
#define USB OBSERVE DPPU(x)
(((uint8 t)(((uint8 t)(x)) << USB OBSERVE DPPU SHIFT)) & USB OBSERVE DPPU MAS
K)
/* CONTROL Bit Fields */
#define USB CONTROL DPPULLUPNONOTG MASK
                                                  0x10u
#define USB CONTROL DPPULLUPNONOTG SHIFT
#define USB CONTROL DPPULLUPNONOTG WIDTH
#define USB CONTROL DPPULLUPNONOTG(x)
(((uint8 t) (((uint8 t) (x)) << USB CONTROL DPPULLUPNONOTG SHIFT)) &USB CONTRO
L DPPULLUPNONOTG MASK)
/* USBTRCO Bit Fields */
#define USB USBTRCO USB RESUME INT MASK
                                                  0x1u
#define USB USBTRCO USB RESUME INT SHIFT
#define USB USBTRCO USB RESUME INT WIDTH
#define USB USBTRC0 USB RESUME INT(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRCO USB RESUME INT SHIFT)) &USB USBTRC
0 USB RESUME INT MASK)
```

```
#define USB_USBTRC0_SYNC_DET_MASK
                                               0x2u
#define USB USBTRC0 SYNC DET SHIFT
                                                1
#define USB_USBTRC0_SYNC_DET_WIDTH
#define USB_USBTRC0_SYNC_DET(x)
(((uint8 t)(((uint8 t)(x)) << USB USBTRC0 SYNC DET SHIFT)) & USB USBTRC0 SYNC
DET MASK)
#define USB USBTRC0 USBRESMEN MASK
                                                0x20u
#define USB USBTRCO USBRESMEN SHIFT
#define USB USBTRCO USBRESMEN WIDTH
#define USB USBTRC0 USBRESMEN(x)
(((uint8_t) (((uint8_t) (x)) << USB_USBTRC0_USBRESMEN SHIFT)) &USB USBTRC0 USB
RESMEN MASK)
#define USB USBTRCO USBRESET MASK
                                                0x80u
#define USB USBTRC0 USBRESET SHIFT
#define USB USBTRC0 USBRESET WIDTH
#define USB USBTRCO USBRESET(x)
(((uint8_t)(((uint8_t)(x)) << USB_USBTRC0_USBRESET_SHIFT)) &USB_USBTRC0_USBR
ESET MASK)
/* USBFRMADJUST Bit Fields */
#define USB USBFRMADJUST ADJ MASK
                                                0xFFu
#define USB USBFRMADJUST_ADJ_SHIFT
#define USB USBFRMADJUST ADJ WIDTH
#define USB_USBFRMADJUST_ADJ(x)
(((uint8 t)(((uint8 t)(x)) << USB USBFRMADJUST ADJ SHIFT)) & USB USBFRMADJUST
ADJ MASK)
/*!
* @ }
 */ /* end of group USB Register Masks */
/* USB - Peripheral instance base addresses */
/** Peripheral USB0 base address */
                                                (0x40072000u)
#define USB0 BASE
/** Peripheral USBO base pointer */
#define USB0
                                                 ((USB Type *)USB0 BASE)
#define USB0 BASE PTR
                                                 (USBO)
/** Array initializer of USB peripheral base addresses */
                                               { USBO BASE }
#define USB BASE ADDRS
/** Array initializer of USB peripheral base pointers */
#define USB BASE PTRS
/* _______
   -- USB - Register accessor macros
---- */
/*!
* @addtogroup USB Register Accessor Macros USB - Register accessor
macros
* @ {
 */
/* USB - Register instance definitions */
/* USB0 */
#define USB0 PERID
                                                USB PERID REG(USB0)
                                                USB IDCOMP REG(USB0)
#define USB0 IDCOMP
#define USB0 REV
                                                USB REV REG(USB0)
```

```
#define USB0 ADDINFO
                                                  USB ADDINFO REG(USB0)
#define USB0 OTGISTAT
                                                  USB OTGISTAT REG(USB0)
#define USB0_OTGICR
                                                  USB OTGICR REG(USB0)
#define USB0_OTGSTAT
                                                  USB OTGSTAT REG(USB0)
#define USB0 OTGCTL
                                                  USB OTGCTL REG(USB0)
#define USB0 ISTAT
                                                  USB ISTAT REG(USB0)
#define USB0 INTEN
                                                  USB INTEN REG(USB0)
#define USB0 ERRSTAT
                                                  USB ERRSTAT REG(USB0)
#define USB0 ERREN
                                                  USB ERREN REG(USB0)
#define USB0 STAT
                                                  USB STAT REG(USB0)
#define USB0 CTL
                                                  USB CTL REG(USB0)
#define USB0 ADDR
                                                  USB ADDR REG(USB0)
#define USB0 BDTPAGE1
                                                  USB BDTPAGE1 REG(USB0)
#define USB0 FRMNUML
                                                  USB FRMNUML REG(USB0)
#define USB0 FRMNUMH
                                                  USB FRMNUMH REG(USB0)
                                                  USB TOKEN REG(USB0)
#define USB0 TOKEN
#define USB0 SOFTHLD
                                                  USB SOFTHLD REG(USB0)
#define USB0 BDTPAGE2
                                                  USB BDTPAGE2 REG(USB0)
#define USB0 BDTPAGE3
                                                  USB BDTPAGE3 REG(USB0)
#define USB0 ENDPT0
                                                  USB ENDPT REG(USB0,0)
#define USB0_ENDPT1
                                                  USB ENDPT REG(USB0,1)
#define USB0 ENDPT2
                                                  USB ENDPT REG(USB0,2)
#define USB0 ENDPT3
                                                  USB ENDPT REG(USB0,3)
                                                  USB ENDPT REG(USB0,4)
#define USB0 ENDPT4
#define USB0 ENDPT5
                                                  USB ENDPT REG(USB0,5)
#define USB0 ENDPT6
                                                  USB ENDPT REG(USB0,6)
#define USB0 ENDPT7
                                                  USB ENDPT REG(USB0,7)
#define USB0 ENDPT8
                                                  USB ENDPT REG(USB0,8)
#define USB0 ENDPT9
                                                  USB ENDPT REG(USB0,9)
#define USB0 ENDPT10
                                                  USB ENDPT REG(USB0, 10)
                                                  USB ENDPT_REG(USB0,11)
#define USB0 ENDPT11
#define USB0 ENDPT12
                                                  USB ENDPT REG(USB0, 12)
#define USB0 ENDPT13
                                                  USB ENDPT REG(USB0,13)
#define USB0 ENDPT14
                                                  USB ENDPT REG(USB0, 14)
#define USB0 ENDPT15
                                                  USB ENDPT REG(USB0,15)
#define USB0_USBCTRL
                                                  USB USBCTRL REG(USB0)
#define USB0_OBSERVE
                                                  USB OBSERVE REG(USB0)
#define USB0_CONTROL
                                                  USB_CONTROL_REG(USB0)
#define USB0 USBTRC0
                                                  USB USBTRC0 REG(USB0)
#define USB0 USBFRMADJUST
USB USBFRMADJUST REG(USB0)
/* USB - Register array accessors */
#define USB0 ENDPT(index)
USB ENDPT REG(USB0, index)
/*!
* @ }
 */ /* end of group USB Register Accessor Macros */
/*!
 */ /* end of group USB Peripheral Access Layer */
/*
** End of section using anonymous unions
```

```
#if defined( ARMCC VERSION)
  #pragma pop
#elif defined(__CWCC__)
  #pragma pop
#elif defined( GNUC )
  /* leave anonymous unions enabled */
#elif defined( IAR SYSTEMS ICC )
  #pragma language=default
#else
  #error Not supported compiler type
#endif
/*!
* @}
 */ /* end of group Peripheral_access_layer */
   -- Backward Compatibility
---- */
/*!
 * @addtogroup Backward Compatibility Symbols Backward Compatibility
 * /
#define DMA REQC ARR DMAC MASK
This symbol has been deprecated
#define DMA REQC ARR DMAC SHIFT
This symbol has been deprecated
#define DMA REQC ARR DMAC(x)
This symbol has been deprecated
#define DMA REQC ARR CFSM MASK
This symbol has been deprecated
#define DMA REQC ARR CFSM SHIFT
This_symbol_has_been_deprecated
#define DMA REQCO
This symbol has been deprecated
#define DMA REQC1
This symbol has been deprecated
#define DMA REQC2
This symbol has been deprecated
#define DMA REQC3
This_symbol_has_been_deprecated
#define MCG_S_LOLS_MASK
                                                 MCG S LOLSO MASK
#define MCG S LOLS SHIFT
                                                 MCG S LOLSO SHIFT
#define SIM FCFG2 MAXADDR MASK
                                                  SIM FCFG2 MAXADDR0 MASK
#define SIM FCFG2 MAXADDR SHIFT
                                                  SIM FCFG2 MAXADDRO SHIFT
#define SIM FCFG2 MAXADDR
                                                  SIM FCFG2 MAXADDR0
#define SPI C2 SPLPIE MASK
This_symbol_has_been_deprecated
#define SPI_C2_SPLPIE_SHIFT
This symbol has been deprecated
#define UART_C4_LBKDDMAS_MASK
This symbol has been deprecated
#define UART C4 LBKDDMAS SHIFT
This symbol has been deprecated
```

```
#define UART C4 ILDMAS MASK
This symbol has been deprecated
#define UART_C4_ILDMAS_SHIFT
This_symbol_has_been_deprecated
#define UART_C4_TCDMAS_MASK
This symbol has been deprecated
#define UART C4 TCDMAS SHIFT
This symbol has been deprecated
#define UARTLP_Type
                                                  UARTO Type
#define UARTLP_BDH_REG
#define UARTLP_BDL_REG
                                                   UARTO BDH REG
                                                  UARTO BDL REG
#define UARTLP_C1_REG
                                                  UARTO C1 REG
#define UARTLP C2 REG
                                                  UARTO C2 REG
#define UARTLP S1 REG
                                                  UARTO_S1_REG
#define UARTLP S2 REG
                                                  UARTO S2 REG
#define UARTLP C3 REG
                                                  UARTO C3 REG
#define UARTLP D REG
                                                  UARTO D REG
#define UARTLP MA1 REG
                                                  UARTO MA1 REG
#define UARTLP MA2 REG
                                                  UARTO MA2 REG
                                                  UARTO C4 REG
#define UARTLP C4 REG
#define UARTLP_C5_REG
                                                  UARTO C5 REG
#define UARTLP BDH SBR MASK
                                                  UARTO BDH SBR MASK
#define UARTLP BDH SBR SHIFT
                                                  UARTO BDH SBR SHIFT
#define UARTLP BDH SBR(x)
                                                  UARTO BDH SBR(x)
#define UARTLP BDH SBNS MASK
                                                  UARTO BDH SBNS MASK
#define UARTLP BDH SBNS SHIFT
                                                  UARTO BDH SBNS SHIFT
#define UARTLP BDH RXEDGIE MASK
                                                  UARTO BDH RXEDGIE MASK
#define UARTLP_BDH_RXEDGIE_SHIFT
                                                  UARTO BDH RXEDGIE SHIFT
#define UARTLP_BDH_LBKDIE_MASK
                                                  UARTO BDH LBKDIE MASK
#define UARTLP_BDH_LBKDIE_SHIFT
                                                  UARTO BDH LBKDIE SHIFT
#define UARTLP BDL SBR MASK
                                                  UARTO BDL SBR MASK
#define UARTLP BDL SBR SHIFT
                                                  UARTO BDL SBR SHIFT
#define UARTLP BDL SBR(x)
                                                  UARTO BDL SBR(x)
#define UARTLP C1 PT MASK
                                                  UARTO C1 PT MASK
#define UARTLP C1 PT SHIFT
                                                  UARTO C1 PT SHIFT
#define UARTLP_C1_PE_MASK
                                                  UARTO C1 PE MASK
#define UARTLP_C1_PE_SHIFT
                                                  UARTO_C1_PE_SHIFT
                                                  UARTO_C1_ILT_MASK
#define UARTLP_C1_ILT_MASK
#define UARTLP_C1_ILT_SHIFT
                                                  UARTO_C1_ILT_SHIFT
#define UARTLP C1 WAKE MASK
                                                  UARTO C1 WAKE MASK
#define UARTLP C1 WAKE SHIFT
                                                  UARTO C1 WAKE SHIFT
#define UARTLP C1 M MASK
                                                  UARTO C1 M MASK
#define UARTLP C1 M SHIFT
                                                  UARTO C1 M SHIFT
#define UARTLP_C1_RSRC_MASK
#define UARTLP_C1_RSRC_SHIFT
#define UARTLP_C1_DOZEEN_MASK
                                                  UARTO C1 RSRC MASK
                                                  UARTO_C1_RSRC_SHIFT
                                                  UARTO_C1_DOZEEN_MASK
#define UARTLP_C1_DOZEEN_SHIFT
                                                  UARTO_C1_DOZEEN_SHIFT
#define UARTLP_C1_LOOPS_MASK
                                                  UARTO_C1_LOOPS_MASK
#define UARTLP C1 LOOPS SHIFT
                                                  UARTO C1 LOOPS SHIFT
#define UARTLP C2 SBK MASK
                                                  UARTO C2 SBK MASK
#define UARTLP C2 SBK SHIFT
                                                  UARTO C2 SBK SHIFT
#define UARTLP C2 RWU MASK
                                                  UARTO C2 RWU MASK
#define UARTLP_C2_RWU_SHIFT
                                                  UARTO C2 RWU SHIFT
                                                  UARTO_C2_RE_MASK
#define UARTLP_C2_RE_MASK
#define UARTLP_C2_RE_SHIFT
                                                  UARTO_C2_RE_SHIFT
#define UARTLP C2 TE MASK
                                                  UARTO C2 TE MASK
#define UARTLP C2 TE SHIFT
                                                  UARTO C2 TE SHIFT
#define UARTLP C2 ILIE MASK
                                                  UARTO C2 ILIE MASK
#define UARTLP C2 ILIE SHIFT
                                                 UARTO C2 ILIE SHIFT
#define UARTLP C2 RIE MASK
                                                  UARTO C2 RIE MASK
```

```
#define UARTLP_C2_RIE_SHIFT
#define UARTLP_C2_TCIE_MASK
#define UARTLP_C2_TCIE_SHIFT
#define UARTLP_C2_TIE_MASK
#define UARTLP_C2_TIE_SHIFT
#define UARTLP_S1_PF_MASK
#define UARTLP_S1_PF_SHIFT
#define UARTLP_S1_FE_MASK
#define UARTLP_S1_FE_MASK
#define UARTLP_S1_FE_SHIFT
#define UARTLP_S1_NF_MASK
#define UARTLP_S1_NF_SHIFT
#define UARTLP_S1_OR_MASK
#define UARTLP_S1_OR_SHIFT
#define UARTLP_S1_IDLE_MASK
#define UARTLP_S1_IDLE_SHIFT
#define UARTLP_S1_IDLE_SHIFT
#define UARTLP_S1_IDLE_SHIFT
#define UARTLP_S1_IDLE_SHIFT
#define UARTLP_S1_RDRF_MASK
                                                                                                                       UARTO_C2_RIE_SHIFT
                                                                                                                       UARTO_C2_TCIE_MASK
                                                                                                                       UARTO_C2_TCIE_SHIFT
UARTO_C2_TIE_MASK
                                                                                                                       UARTO C2 TIE SHIFT
                                                                                                                       UARTO S1 PF MASK
                                                                                                                       UARTO S1 PF SHIFT
                                                                                                                       UARTO S1 FE MASK
                                                                                                                        UARTO S1 FE SHIFT
                                                                                                                        UARTO S1 NF MASK
                                                                                                                        UARTO S1 NF SHIFT
                                                                                                                        UARTO_S1_OR_MASK
                                                                                                                        UARTO S1 OR SHIFT
                                                                                                                       UARTO S1 IDLE MASK
                                                                                                                       UARTO S1 IDLE SHIFT
 #define UARTLP S1 RDRF MASK
                                                                                                                       UARTO S1 RDRF MASK
#define UARTLP_S1_RDRF_SHIFT
#define UARTLP_S1_TC_MASK
#define UARTLP_S1_TC_SHIFT
                                                                                                                       UARTO S1 RDRF SHIFT
                                                                                                                       UARTO S1 TC MASK
 #define UARTLP S1 TC SHIFT
                                                                                                                       UARTO S1 TC SHIFT
#define UARTLP_S1_TDRE_MASK
#define UARTLP_S1_TDRE_SHIFT
#define UARTLP_S2_RAF_MASK
                                                                                                                       UARTO_S1_TDRE_MASK
UARTO_S1_TDRE_SHIFT
                                                                                    ______MASK

UARTO_S1_TDRE_SHIFT

UARTO_S2_RAF_MASK

UARTO_S2_RAF_SHIFT

UARTO_S2_LBKDE_MASK

UARTO_S2_LBKDE_SHIFT

UARTO_S2_BRK13_MASK

UARTO_S2_BRK13_SHIFT

UARTO_S2_RWUID_MASK

UARTO_S2_RWUID_SHIFT

UARTO_S2_RXINV_MASK

UARTO_S2_RXINV_SHIFT

UARTO_S2_MSBF_MASK

UARTO_S2_MSBF_SHIFT

UARTO_S2_MSBF_SHIFT

UARTO_S2_RXEDGIF_MASK

UARTO_S2_RXEDGIF_SHIFT

UARTO_S2_RXEDGIF_SHIFT

UARTO_S2_LBKDIF_MASK

UARTO_S2_LBKDIF_MASK

UARTO_S2_LBKDIF_SHIFT

UARTO_C3_PEIE_MASK

UARTO_C3_PEIE_SHIFT
#define UARTLP_S2_RAF_SHIFT
#define UARTLP_S2_LBKDE_MASK
#define UARTLP_S2_LBKDE_SHIFT
#define UARTLP_S2_BRK13_MASK
#define UARTLP_S2_BRK13_SHIFT
#define UARTLP_S2_RWUID_MASK
#define UARTLP_S2_RWUID_SHIFT
#define UARTLP_S2_RXINV_MASK
#define UARTLP_S2_RXINV_SHIFT
#define UARTLP_S2_RXINV_SHIFT
#define UARTLP_S2_RXINV_SHIFT
#define UARTLP_S2_MSRF_MASK
 #define UARTLP S2 MSBF MASK
 #define UARTLP S2 MSBF SHIFT
#define UARTLP_S2_RXEDGIF MASK
#define UARTLP_S2_RXEDGIF_SHIFT
#define UARTLP_S2_LBKDIF_MASK
#define UARTLP_S2_LBKDIF_SHIFT
 #define UARTLP_C3_PEIE_MASK
 #define UARTLP_C3_PEIE_SHIFT
 #define UARTLP C3 FEIE MASK
#define UARTLP_C3_FEIE_SHIFT #define UARTLP_C3_NEIE_MASK
                                                                                                                        UARTO C3 FEIE SHIFT
 #define UARTLP C3 NEIE MASK
                                                                                                                        UARTO C3 NEIE MASK
#define UARTLP_C3_NEIE_MASK
#define UARTLP_C3_NEIE_SHIFT
#define UARTLP_C3_ORIE_MASK
#define UARTLP_C3_ORIE_SHIFT
#define UARTLP_C3_TXINV_MASK
#define UARTLP_C3_TXINV_SHIFT
#define UARTLP_C3_TXDIR_MASK
#define UARTLP_C3_TXDIR_SHIFT
#define UARTLP_C3_TXDIR_SHIFT
#define UARTLP_C3_R9T8_MASK
                                                                                                                        UARTO C3 NEIE SHIFT
                                                                                                                        UARTO C3 ORIE MASK
                                                                                                                        UARTO_C3_ORIE_SHIFT
UARTO_C3_TXINV_MASK
                                                                                                                        UARTO_C3_TXINV_SHIFT
                                                                                                                        UARTO C3 TXDIR MASK
                                                                                                                        UARTO C3 TXDIR SHIFT
 #define UARTLP_C3_R9T8_MASK
                                                                                                                        UARTO C3 R9T8 MASK
 #define UARTLP C3 R9T8 SHIFT
                                                                                                                        UARTO C3 R9T8 SHIFT
 #define UARTLP C3 R8T9 MASK
                                                                                                                        UARTO C3 R8T9 MASK
#define UARTLP_C3_R8T9_MASK
#define UARTLP_C3_R8T9_SHIFT
#define UARTLP_D_R0T0_MASK
#define UARTLP_D_R0T0_SHIFT
#define UARTLP_D_R1T1_MASK
#define UARTLP_D_R1T1_SHIFT
#define UARTLP_D_R2T2_MASK
#define UARTLP_D_R2T2_SHIFT
#define UARTLP_D_R3T3_MASK
                                                                                                                        UARTO C3 R8T9 SHIFT
                                                                                                                        UARTO_D_ROTO_MASK
                                                                                                                        UARTO_D_ROTO_SHIFT
                                                                                                                        UARTO D R1T1 MASK
                                                                                       UARTO_D_R1T1_SHIFT
UARTO_D_R2T2_MASK
UARTO_D_R2T2_SHIFT
UARTO_D_R3T3_MASK
 #define UARTLP D R3T3 MASK
                                                                                                                       UARTO D R3T3 MASK
```

```
#define UARTLP_D_R3T3_SHIFT
                                                  UARTO D R3T3 SHIFT
#define UARTLP_D_R4T4_MASK
#define UARTLP_D_R4T4_SHIFT
                                                  UARTO D R4T4 MASK
                                                  UARTO D R4T4 SHIFT
#define UARTLP_D_R5T5_MASK
                                                  UARTO_D_R5T5_MASK
#define UARTLP D R5T5 SHIFT
                                                  UARTO D R5T5 SHIFT
#define UARTLP D R6T6 MASK
                                                  UARTO D R6T6 MASK
#define UARTLP D R6T6 SHIFT
                                                  UARTO D R6T6 SHIFT
#define UARTLP D R7T7 MASK
                                                  UARTO D R7T7 MASK
#define UARTLP D R7T7 SHIFT
                                                  UARTO D R7T7 SHIFT
#define UARTLP_MA1_MA_MASK
#define UARTLP_MA1_MA_SHIFT
                                                  UARTO MA1 MA MASK
                                                  UARTO MA1 MA SHIFT
#define UARTLP_MA1_MA(x)
                                                  UARTO MA1 MA(x)
#define UARTLP MA2 MA MASK
                                                  UARTO MA2 MA MASK
#define UARTLP MA2 MA SHIFT
                                                  UARTO MA2 MA SHIFT
#define UARTLP MA2 MA(x)
                                                  UARTO MA2 MA(x)
#define UARTLP C4 OSR MASK
                                                  UARTO C4 OSR MASK
#define UARTLP C4 OSR SHIFT
                                                  UARTO C4 OSR SHIFT
#define UARTLP C4 OSR(x)
                                                  UARTO C4 OSR(x)
#define UARTLP C4 M10 MASK
                                                  UARTO C4 M10 MASK
#define UARTLP_C4_M10 SHIFT
                                                  UARTO C4 M10 SHIFT
#define UARTLP_C4_MAEN2_MASK
                                                  UARTO C4 MAEN2 MASK
#define UARTLP C4 MAEN2 SHIFT
                                                  UARTO C4 MAEN2 SHIFT
#define UARTLP C4 MAEN1 MASK
                                                  UARTO C4 MAEN1 MASK
#define UARTLP C4 MAEN1 SHIFT
                                                  UARTO C4 MAEN1 SHIFT
#define UARTLP C5 RESYNCDIS MASK
                                                  UARTO C5 RESYNCDIS MASK
#define UARTLP C5 RESYNCDIS SHIFT
                                                  UARTO C5 RESYNCDIS SHIFT
#define UARTLP C5 BOTHEDGE MASK
                                                  UARTO C5 BOTHEDGE MASK
#define UARTLP C5 BOTHEDGE SHIFT
                                                  UARTO C5 BOTHEDGE SHIFT
#define UARTLP_C5_RDMAE_MASK
                                                  UARTO C5 RDMAE MASK
#define UARTLP_C5_RDMAE_SHIFT
                                                  UARTO C5 RDMAE SHIFT
#define UARTLP C5 TDMAE MASK
                                                  UARTO C5 TDMAE MASK
#define UARTLP C5 TDMAE SHIFT
                                                  UARTO C5 TDMAE SHIFT
#define UARTLP BASES
                                                  UARTLP BASES
#define NV FOPT EZPORT DIS MASK
This_symbol_has been deprecated
#define NV FOPT EZPORT DIS SHIFT
This_symbol_has_been_deprecated
                                                  ADC BASE PTRS
#define ADC_BASES
#define CMP BASES
                                                  CMP BASE PTRS
                                                  DAC BASE_PTRS
#define DAC BASES
#define DMA BASES
                                                  DMA BASE PTRS
#define DMAMUX BASES
                                                  DMAMUX BASE PTRS
#define FPTA BASE PTR
                                                  FGPIOA BASE PTR
#define FPTA BASE
                                                  FGPIOA BASE
#define FPTA
                                                  FGPIOA
#define FPTB_BASE_PTR
                                                  FGPIOB BASE PTR
#define FPTB BASE
                                                  FGPIOB BASE
#define FPTB
                                                  FGPIOB
#define FPTC BASE PTR
                                                  FGPIOC BASE PTR
#define FPTC BASE
                                                  FGPIOC BASE
#define FPTC
                                                  FGPIOC
#define FPTD BASE PTR
                                                  FGPIOD BASE PTR
#define FPTD BASE
                                                  FGPIOD BASE
#define FPTD
                                                  FGPIOD
#define FPTE BASE PTR
                                                  FGPIOE BASE PTR
#define FPTE BASE
                                                  FGPIOE BASE
#define FPTE
                                                  FGPIOE
#define FGPIO BASES
                                                  FGPIO BASE PTRS
#define FTFA BASES
                                                  FTFA BASE PTRS
#define PTA BASE PTR
                                                  GPIOA BASE PTR
```

```
#define PTA BASE
                                                 GPIOA BASE
#define PTA
                                                  GPIOA
#define PTB BASE PTR
                                                  GPIOB BASE PTR
#define PTB BASE
                                                 GPIOB BASE
#define PTB
                                                 GPIOB
                                                 GPIOC BASE PTR
#define PTC BASE PTR
#define PTC BASE
                                                 GPIOC BASE
#define PTC
#define PTD BASE PTR
                                                 GPIOD BASE PTR
                                                 GPIOD BASE
#define PTD BASE
#define PTD
                                                 GPIOD
#define PTE BASE PTR
                                                 GPIOE BASE PTR
#define PTE BASE
                                                 GPIOE BASE
#define PTE
                                                 GPIOE
#define GPIO BASES
                                                 GPIO BASE PTRS
#define I2C BASES
                                                 I2C BASE PTRS
#define LLWU BASES
                                                 LLWU BASE PTRS
#define LPTMR BASES
                                                 LPTMR BASE PTRS
#define MCG BASES
                                                 MCG BASE PTRS
#define MCM BASES
                                                 MCM BASE PTRS
#define MTB BASES
                                                 MTB BASE PTRS
#define MTBDWT BASES
                                                 MTBDWT BASE PTRS
#define NV BASES
                                                 NV BASES
#define OSC BASES
                                                 OSC BASE PTRS
#define PIT BASES
                                                 PIT BASE PTRS
#define PMC BASES
                                                 PMC BASE PTRS
#define PORT BASES
                                                 PORT BASE PTRS
#define RCM BASES
                                                 RCM BASE PTRS
#define ROM BASES
                                                 ROM BASE PTRS
#define RTC_BASES
                                                 RTC BASE PTRS
#define SIM BASES
                                                 SIM BASE PTRS
#define SMC BASES
                                                 SMC BASE PTRS
#define SPI BASES
                                                  SPI BASE PTRS
#define TPM BASES
                                                 TPM BASE PTRS
#define TSI BASES
                                                 TSI BASE PTRS
#define UART BASES
                                                 UART BASE PTRS
#define UARTO BASES
                                                 UARTO BASE PTRS
#define USB BASES
                                                 USB BASE PTRS
#define LPTimer IRQn
                                                 LPTMR0 IRQn
#define LPTimer IRQHandler
                                                 LPTMR0 IRQHandler
#define LLW IRQn
                                                 LLWU IRQn
#define LLW IRQHandler
                                                 LLWU IRQHandler
/*!
 */ /* end of group Backward Compatibility Symbols */
#else /* #if !defined(MKL25Z4 H ) */
 /* There is already included the same memory map. Check if it is
compatible (has the same major version) */
  #if (MCU MEM MAP VERSION != 0x0200u)
    #if (!defined(MCU MEM MAP SUPPRESS VERSION WARNING))
     #warning There are included two not compatible versions of memory
maps. Please check possible differences.
    #endif /* (!defined(MCU MEM MAP SUPPRESS VERSION WARNING)) */
  #endif /* (MCU MEM MAP VERSION != 0x0200u) */
\#endif /* \#if !defined(MKL25Z4 H ) */
/* MKL25Z4.h, eof. */
```

```
**
                           MKL25Z128FM4
       Processors:
* *
                           MKL25Z128FT4
* *
                           MKL25Z128LH4
* *
                           MKL25Z128VLK4
* *
* *
      Compilers:
                           Keil ARM C/C++ Compiler
* *
                           Freescale C/C++ for Embedded ARM
* *
                            GNU C Compiler
                            GNU C Compiler - CodeSourcery Sourcery G++
* *
* *
                            IAR ANSI C/C++ Compiler for ARM
* *
**
       Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
* *
      Version:
                           rev. 2.5, 2015-02-19
**
      Build:
                           b150220
* *
* *
      Abstract:
* *
          Provides a system configuration function and a global variable
that
          contains the system frequency. It configures the device and
initializes
* *
          the oscillator (PLL) that is part of the microcontroller
device.
* *
* *
      Copyright (c) 2015 Freescale Semiconductor, Inc.
* *
       All rights reserved.
* *
**
      Redistribution and use in source and binary forms, with or without
modification,
**
      are permitted provided that the following conditions are met:
* *
**
      o Redistributions of source code must retain the above copyright
notice, this list
* *
        of conditions and the following disclaimer.
* *
* *
      o Redistributions in binary form must reproduce the above
copyright notice, this
        list of conditions and the following disclaimer in the
documentation and/or
**
        other materials provided with the distribution.
* *
**
      o Neither the name of Freescale Semiconductor, Inc. nor the names
of its
* *
        contributors may be used to endorse or promote products derived
from this
* *
        software without specific prior written permission.
* *
* *
      THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS "AS IS" AND
      ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED
**
      WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE
      DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
BE LIABLE FOR
      ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES
```

```
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES;
      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON
      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
TORT
* *
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS
      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
**
                             www.freescale.com
* *
      mail:
                             support@freescale.com
* *
      Revisions:
* *
      - rev. 1.0 (2012-06-13)
* *
          Initial version.
**
       - rev. 1.1 (2012-06-21)
**
          Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
* *
          Device type UARTLP changed to UARTO.
* *
       - rev. 1.3 (2012-10-04)
* *
          Update according to reference manual rev. 3.
* *
       - rev. 1.4 (2012-11-22)
* *
          MCG module - bit LOLS in MCG S register renamed to LOLSO.
* *
          NV registers - bit EZPORT DIS in NV FOPT register removed.
* *
       - rev. 1.5 (2013-04-05)
* *
          Changed start of doxygen comment.
* *
       - rev. 2.0 (2013-10-29)
* *
           Register accessor macros added to the memory map.
* *
           Symbols for Processor Expert memory map compatibility added to
the memory map.
* *
           Startup file for gcc has been updated according to CMSIS 3.2.
* *
           System initialization updated.
* *
       - rev. 2.1 (2014-07-16)
           Module access macro module BASES replaced by module BASE PTRS.
* *
           System initialization and startup updated.
* *
       - rev. 2.2 (2014-08-22)
* *
          System initialization updated - default clock config changed.
* *
       - rev. 2.3 (2014-08-28)
**
          Update of startup files - possibility to override DefaultISR
added.
* *
       - rev. 2.4 (2014-10-14)
**
           Interrupt INT LPTimer renamed to INT LPTMR0.
* *
       - rev. 2.5 (2015-02-19)
* *
           Renamed interrupt vector LLW to LLWU.
* *
* /
/*!
 * @file MKL25Z4
* @version 2.5
 * @date 2015-02-19
 * @brief Device specific configuration file for MKL25Z4 (header file)
* Provides a system configuration function and a global variable that
contains
 * the system frequency. It configures the device and initializes the
oscillator
```

* (PLL) that is part of the microcontroller device.

* *

```
*/
#ifndef SYSTEM MKL25Z4_H_
#define SYSTEM MKL25Z4 H
                                                 /**< Symbol preventing
repeated inclusion */
#ifdef cplusplus
extern "C" {
#endif
#include <stdint.h>
#ifndef DISABLE WDOG
  #define DISABLE WDOG
                                      1
#endif
/* MCG mode constants */
#define MCG MODE FEI
                                       ΟU
#define MCG MODE FBI
                                       1U
#define MCG MODE BLPI
                                       2U
#define MCG MODE FEE
                                       3U
#define MCG MODE FBE
                                       4 U
#define MCG MODE BLPE
                                       5U
#define MCG MODE PBE
                                       6U
#define MCG MODE PEE
                                       7U
/* Predefined clock setups
   0 ... Default part configuration
         Multipurpose Clock Generator (MCG) in FEI mode.
         Reference clock source for MCG module: Slow internal reference
clock
         Core clock = 20.97152MHz
         Bus clock = 20.97152MHz
   1 ... Maximum achievable clock frequency configuration
         Multipurpose Clock Generator (MCG) in PEE mode.
         Reference clock source for MCG module: System oscillator
reference clock
         Core clock = 48MHz
         Bus clock = 24MHz
   2 ... Chip internaly clocked, ready for Very Low Power Run mode
         Multipurpose Clock Generator (MCG) in BLPI mode.
        Reference clock source for MCG module: Fast internal reference
clock
         Core clock = 4MHz
        Bus clock = 0.8MHz
   3 ... Chip externally clocked, ready for Very Low Power Run mode
         Multipurpose Clock Generator (MCG) in BLPE mode.
         Reference clock source for MCG module: System oscillator
reference clock
         Core clock = 4MHz
         Bus clock = 1MHz
   4 ... USB clock setup
         Multipurpose Clock Generator (MCG) in PEE mode.
         Reference clock source for MCG module: System oscillator
```

reference clock

```
Core clock = 48MHz
        Bus clock = 24MHz
/* Define clock source values */
#define CPU XTAL CLK HZ
                                 8000000u
                                                    /* Value of
the external crystal or oscillator clock frequency in Hz */
#define CPU INT SLOW CLK HZ
                                                    /* Value of
                                  32768u
the slow internal oscillator clock frequency in Hz */
#define CPU INT FAST CLK HZ 400000u
                                                    /* Value of
the fast internal oscillator clock frequency in Hz */
/* RTC oscillator setting */
/* Low power mode enable */
/* SMC PMPROT: AVLP=1,ALLS=1,AVLLS=1 */
                                                    /* SMC PMPROT
#define SYSTEM SMC PMPROT VALUE 0x2AU
/* Internal reference clock trim */
/* #undef SLOW TRIM ADDRESS */
                                                    /* Slow
oscillator not trimmed. Commented out for MISRA compliance. */
/* #undef SLOW FINE TRIM ADDRESS */
oscillator not trimmed. Commented out for MISRA compliance. */
/* #undef FAST TRIM ADDRESS */
                                                     /* Fast
oscillator not trimmed. Commented out for MISRA compliance. */
/* #undef FAST FINE TRIM ADDRESS */
                                                     /* Fast
oscillator not trimmed. Commented out for MISRA compliance. */
#ifdef CLOCK SETUP
#if (CLOCK SETUP == 0)
 #define DEFAULT SYSTEM CLOCK 20971520u /* Default
System clock value */
                                 MCG MODE FEI /* Clock generator
 #define MCG MODE
mode */
 /* MCG C1: CLKS=0,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
                                                     /* MCG C1 */
 #define SYSTEM_MCG_C1_VALUE 0x06U
 /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=0, IRCS=0 */
 #define SYSTEM MCG C2 VALUE 0x24U
                                                     /* MCG C2 */
 /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
 #define SYSTEM MCG C4 VALUE 0x00U
                                                    /* MCG C4 */
 /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM MCG SC VALUE 0x00U
                                                    /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=0 */
                                                /* MCG C5 */
 #define SYSTEM_MCG_C5_VALUE 0x00U
/* MCG_C6: LOLIE0=0, PLLS=0, CME0=0, VDIV0=0 */
 #define SYSTEM_MCG_C6 VALUE 0x00U
                                                    /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
                                                    /* OSC0 CR */
 #define SYSTEM OSCO CR VALUE 0x80U
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
 #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                    /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=0,OUTDIV4=0 */
 #define SYSTEM_SIM_CLKDIV1_VALUE 0x00U
                                                    /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
 #define SYSTEM_SIM_SOPT1_VALUE 0x000C0000U /* SIM_SOPT1
```

```
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
  #define SYSTEM SIM SOPT2 VALUE 0x01000000U /* SIM SOPT2
#elif (CLOCK SETUP == 1)
  #define DEFAULT SYSTEM CLOCK
                                   48000000u
                                                       /* Default
System clock value */
  #define MCG MODE
                                   MCG MODE PEE /* Clock generator
mode */
  /* MCG C1: CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=1, IREFSTEN=0 */
  #define SYSTEM MCG C1 VALUE 0x1AU
                                                       /* MCG C1 */
  /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=0, IRCS=0 */
  #define SYSTEM_MCG_C2_VALUE 0x24U
                                                       /* MCG C2 */
  /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
  #define SYSTEM_MCG C4 VALUE 0x00U
                                                       /* MCG C4 */
  /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
  #define SYSTEM MCG SC VALUE 0x00U
                                                      /* MCG SC */
/* MCG C5: PLLCLKENO=0, PLLSTENO=0, PRDIV0=1 */
  #define SYSTEM MCG C5 VALUE
                                                       /* MCG C5 */
                                   0x01U
/* MCG C6: LOLIE0=0, PLLS=1, CME0=0, VDIV0=0 */
                                                      /* MCG C6 */
 #define SYSTEM MCG C6 VALUE 0x40U
/* OSCO CR: ERCLKEN=1,EREFSTEN=0,SC2P=0,SC4P=0,SC8P=0,SC16P=0 */
  #define SYSTEM OSCO CR VALUE 0x80U
                                                      /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
                                                      /* SMC PMCTRL
  #define SYSTEM SMC PMCTRL VALUE 0x00U
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
  #define SYSTEM_SIM_CLKDIV1_VALUE 0x10010000U
                                                       /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
  #define SYSTEM SIM SOPT1 VALUE 0x000C0000U
                                                      /* SIM SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=1, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
                                                      /* SIM SOPT2
  #define SYSTEM SIM SOPT2 VALUE 0x01010000U
#elif (CLOCK SETUP == 2)
  #define DEFAULT_SYSTEM_CLOCK
                                   4000000u
                                                       /* Default
System clock value */
                                   MCG MODE BLPI /* Clock generator
  #define MCG MODE
  /* MCG C1: CLKS=1,FRDIV=0,IREFS=1,IRCLKEN=1,IREFSTEN=0 */
  #define SYSTEM MCG C1 VALUE 0x46U
                                                       /* MCG C1 */
  /* MCG C2: LOCRE0=0, RANGE0=2, HG00=0, EREFS0=1, LP=1, IRCS=1 */
  #define SYSTEM_MCG_C2_VALUE 0x27U
                                                       /* MCG C2 */
  /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
  #define SYSTEM MCG C4 VALUE 0x00U
                                                       /* MCG C4 */
  /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
  #define SYSTEM MCG SC VALUE 0x00U
                                                      /* MCG SC */
/* MCG C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */
  #define SYSTEM MCG C5 VALUE
                                                      /* MCG C5 */
/* MCG C6: LOLIEO=0, PLLS=0, CME0=0, VDIV0=0 */
  #define SYSTEM MCG C6 VALUE 0x00U
                                                      /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
                                                      /* OSC0 CR */
  #define SYSTEM OSCO CR VALUE 0x80U
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
  #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                      /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=0,OUTDIV4=4 */
```

```
#define SYSTEM SIM CLKDIV1 VALUE 0x00040000U
                                                     /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
 #define SYSTEM SIM SOPT1 VALUE 0x000C0000U
                                                      /* SIM SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=2, USBSRC=0, PLLFLLSEL=0, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
  #define SYSTEM SIM SOPT2 VALUE 0x02000000U
                                                     /* SIM SOPT2
#elif (CLOCK SETUP == 3)
  #define DEFAULT SYSTEM CLOCK 4000000u
                                                      /* Default
System clock value */
                           MCG MODE BLPE /* Clock generator
  #define MCG MODE
mode */
 /* MCG C1: CLKS=2,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
  #define SYSTEM MCG C1 VALUE 0x9AU
                                                      /* MCG C1 */
  /* MCG C2: LOCRE0=0, RANGE0=2, HGO0=0, EREFS0=1, LP=1, IRCS=1 */
 #define SYSTEM MCG C2 VALUE 0x27U
                                                      /* MCG C2 */
  /* MCG C4: DMX32=0, DRST DRS=0, FCTRIM=0, SCFTRIM=0 */
  #define SYSTEM_MCG_C4 VALUE 0x00U
                                                      /* MCG C4 */
  /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=1,LOCS0=0 */
 #define SYSTEM MCG SC VALUE 0x02U
                                                     /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=0 */
  #define SYSTEM MCG C5 VALUE 0x00U
                                                      /* MCG C5 */
/* MCG C6: LOLIE0=0, PLLS=0, CME0=0, VDIV0=0 */
  #define SYSTEM_MCG_C6_VALUE 0x00U
                                                     /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
 #define SYSTEM_OSCO_CR VALUE 0x80U
                                                     /* OSC0 CR */
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
  #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                     /* SMC PMCTRL
*/
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=3 */
  #define SYSTEM SIM CLKDIV1 VALUE 0x10030000U
                                                     /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0, USBSSTBY=0, USBVSTBY=0, OSC32KSEL=3 */
                                                     /* SIM SOPT1
 #define SYSTEM SIM SOPT1 VALUE 0x000C0000U
/* SIM SOPT2:
UARTOSRC=0,TPMSRC=2,USBSRC=0,PLLFLLSEL=0,CLKOUTSEL=0,RTCCLKOUTSEL=0 */
 #define SYSTEM SIM SOPT2 VALUE 0x02000000U /* SIM SOPT2
#elif (CLOCK SETUP == 4)
 #define DEFAULT SYSTEM CLOCK 48000000u
                                                      /* Default
System clock value */
                           MCG MODE PEE /* Clock generator
  #define MCG MODE
mode */
 /* MCG C1: CLKS=0,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0 */
  #define SYSTEM_MCG_C1_VALUE 0x1AU
                                                      /* MCG C1 */
  /* MCG C2: LOCRE0=0, RANGE0=2, HG00=0, EREFS0=1, LP=0, IRCS=0 */
  #define SYSTEM MCG C2 VALUE 0x24U
                                                      /* MCG C2 */
  /* MCG C4: DMX32=0,DRST DRS=0,FCTRIM=0,SCFTRIM=0 */
  #define SYSTEM MCG C4 VALUE 0x00U
                                                      /* MCG C4 */
  /* MCG SC: ATME=0,ATMS=0,ATMF=0,FLTPRSRV=0,FCRDIV=0,LOCS0=0 */
 #define SYSTEM_MCG_SC_VALUE 0x00U
                                                     /* MCG SC */
/* MCG C5: PLLCLKEN0=0, PLLSTEN0=0, PRDIV0=1 */
 #define SYSTEM MCG C5 VALUE 0x01U
                                                      /* MCG C5 */
/* MCG C6: LOLIE0=0, PLLS=1, CME0=0, VDIV0=0 */
  #define SYSTEM MCG C6 VALUE 0x40U
                                                     /* MCG C6 */
/* OSCO CR: ERCLKEN=1, EREFSTEN=0, SC2P=0, SC4P=0, SC8P=0, SC16P=0 */
  #define SYSTEM OSCO CR VALUE 0x80U
                                                      /* OSC0 CR */
```

```
/* SMC PMCTRL: RUNM=0,STOPA=0,STOPM=0 */
  #define SYSTEM SMC PMCTRL VALUE 0x00U
                                                         /* SMC PMCTRL
/* SIM CLKDIV1: OUTDIV1=1,OUTDIV4=1 */
 #define SYSTEM SIM CLKDIV1 VALUE 0x10010000U
                                                         /* SIM CLKDIV1
/* SIM SOPT1: USBREGEN=0,USBSSTBY=0,USBVSTBY=0,OSC32KSEL=3 */
 #define SYSTEM SIM SOPT1 VALUE 0x000C0000U
                                                         /* SIM SOPT1
/* SIM SOPT2:
UARTOSRC=0, TPMSRC=1, USBSRC=0, PLLFLLSEL=1, CLKOUTSEL=0, RTCCLKOUTSEL=0 */
 #define SYSTEM SIM SOPT2 VALUE 0x01010000U /* SIM SOPT2
#endif
#else
 #define DEFAULT SYSTEM CLOCK
                                    20971520u
                                                        /* Default
System clock value */
#endif
/**
* @brief System clock frequency (core clock)
* The system clock frequency supplied to the SysTick timer and the
processor
* core clock. This variable can be used by the user application to setup
* SysTick timer or configure other parameters. It may also be used by
debugger to
* query the frequency of the debug timer or configure the trace clock
speed
 * SystemCoreClock is initialized with a correct predefined value.
extern uint32 t SystemCoreClock;
/**
* @brief Setup the microcontroller system.
* Typically this function configures the oscillator (PLL) that is part
* microcontroller device. For systems with variable clock speed it also
* the variable SystemCoreClock. SystemInit is called from startup device
file.
void SystemInit (void);
/**
* @brief Updates the SystemCoreClock variable.
 * It must be called whenever the core clock is changed during program
* execution. SystemCoreClockUpdate() evaluates the clock register
settings and calculates
 * the current core clock.
void SystemCoreClockUpdate (void);
#ifdef cplusplus
}
#endif
```

```
#endif /* #if !defined(SYSTEM MKL25Z4 H ) */
/**
* @file platform.h
 * @brief contains platform necessary includes and macros
* This contains the defines for the PRINTF macro and other
functionality,
 * as well as ensuring the PRINTF macro doesn't cause errors
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
*/
#ifndef __PLATFORM_H_
#define PLATFORM H
/* defines to see if we have a PRINTF macro */
#if defined ( GNUC )
#pragma GCC diagnostic ignored "-Wunused-but-set-variable"
#endif
#ifdef KL25Z
#define PRINTF(...)
#else
#include <stdio.h>
#define PRINTF(str, ...) printf(str, ## VA ARGS )
#endif
#endif /* PLATFORM H */
/**
 * @file arch_arm32.c
 * @brief implementation of arch arm32.h
 * contains the functional implementation of endianness ARM lookup
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
 */
#include "arch arm32.h"
void InitSysTick()
 /* SysTick_Base_Ptr->CSR &= ~(__SYSTICK_ENABLE_MASK); * disable counting
SysTick_Base_Ptr->CSR = 0; /* disable counting */
SysTick Base Ptr->RVR = 0xFFFFFF; /* max value */
SysTick_Base_Ptr->CSR = __SYSTICK_CLKSOURCE_MASK;
SysTick_Base_Ptr->CSR |= __SYSTICK_ENABLE_MASK; /* enable counting */
/* | SYSTICK TICKINT MASK; * enable the interrupt handler */
void SysTick Handler()
{
}
attribute ((always inline))
```

```
uint32_t inline ARM32_AIRCR_get_endianness_setting()
    return ( ( AIRCR & AIRCR ENDIANNESS MASK) >>
 AIRCR ENDIANNESS OFFSET );
  attribute ((always inline))
uint32 t inline ARM32 CCR get_stack_alignment()
    volatile uint32 t *CCR = (uint32 t *) CCR; /* volatile for instant
access */
    return ((*CCR & CCR STK ALIGNMENT MASK) >>
  CCR STK ALIGNMENT OFFSET);
 attribute ((always inline))
uint32_t inline ARM32_CPUID_get_part_number()
   volatile uint32 t *CPUIDReg = (uint32 t *) CPUID; /* volatile for
instant access */
   return ((*CPUIDReg & CPUID PART NO MASK) >>
 CPUID PART NO OFFSET);
 attribute ((always inline))
void inline ARM32 CCR enable divide by zero trap()
   volatile uint32 t *CCR = (uint32 t *) CCR; /* volatile for instant
access */
    *CCR |= (1 << CCR DIVIDE BY ZERO TRAP OFFSET);
   return;
}
 attribute ((always inline))
void inline ARM32 CCR_enable_unaligned_access_trap()
   volatile uint32 t *CCR = (uint32 t *) CCR; /* volatile for instant
access */
   *CCR |= (1 << CCR UNALIGNED ACCESS TRAP OFFSET);
    return;
void inline ARM32 create unaligned access trap()
    uint8 t unaligned ptr;
     #pragma GCC diagnostic ignored "-Wunused-variable"
    uint32_t *ptr = (uint32_t *)(&unaligned_ptr);
    /* this should never get here */
   while (1);
}
void inline ARM32 create divide by zero trap()
     #pragma GCC diagnostic ignored "-Wdiv-by-zero"
     #pragma GCC diagnostic ignored "-Wunused-variable"
    uint8 t trap = (1/0);
    /* this should never get here */
    while (1);
}
```

```
/**
* @file circbuf.c
 * @brief implementation of circbuf.h
* implements the circular buffer access functions found in circbuf.h
* @author Seth Miers and Jake Cazden
* @date March 04, 2018
 * /
#include "circbuf.h"
/* standard library for malloc */
#include <stdlib.h>
/* @brief initializes the circular buffer with default values
 * the circular buffer must already be allocated when it is
* passed in. The function will then create dynamic memory
 * to allocate the entire buffer. It will then set the
* head, tail, and other values to be what they should be.
* destroy must be called before free-ing the CB that
* is passed in, otherwise a stack overflow may occur.
* @param[in] CB t* the CB t object to initialize
 * @param[in] size t the size of the buffer to initialize
 * @return CB e This function returns the CB e typedef to indicate errors
CB e CB init(CB t* circbuff, size t buffer size)
    if ((int)buffer size == 0)
       return NO LENGTH;
    if ((void*)circbuff == NULL)
        return BAD POINTER;
    circbuff->buff size = buffer size;
    circbuff->base =
(BUFFER_TYPE*) malloc(((int)buffer_size)*sizeof(BUFFER_TYPE));
    circbuff->head = circbuff->base;
    circbuff->tail = circbuff->base;
    circbuff->num in = 0;
    circbuff->buff empty flag = SET;
    circbuff->buff full flag = UNSET;
    circbuff->buff ovf flag = UNSET;
    circbuff->buff_destroyed_flag = UNSET;
    if ((void*)circbuff->base == NULL)
        circbuff->buff size = 0;
        circbuff->buff full flag = SET;
        circbuff->buff destroyed flag = SET;
        circbuff->buff ovf flag = SET;
        return NO BUFFER IN MEMORY;
    return SUCCESS;
}
/* @brief frees the entire circular buffer
 * this function simply frees the dynamic memory that it allowcated
 * when initializing the function.
```

```
* @param[in] CB t* the CB t object to destroy
 * @return CB e This function returns the CB e typedef to indicate errors
CB e CB destroy(CB t* circbuff)
{
    if ((void*)circbuff == NULL)
       return BAD POINTER;
    /* we don't want to free something twice */
    if ((CB f)circbuff->buff destroyed flag == SET)
        return DOUBLE FREE;
    free((void*)circbuff->base);
    circbuff->buff destroyed flag = SET;
    return SUCCESS;
}
/* @brief adds an item to the circular buffer
 * add an item in memory to the circular buffer
 * increment the head, and update all the flags
* @param[in] CB_t* the CB_t object to operate on
 * @param[in] BUFFER TYPE the object to add into the buffer
 * @return CB e This function returns the CB e typedef to indicate errors
 */
CB e CB buffer add item(CB t* circbuff, BUFFER TYPE data)
    if ((void*)circbuff == NULL)
       return BAD POINTER;
    /* if we have already destroyed the buffer */
    if ((CB f)circbuff->buff destroyed flag == SET)
       return NO BUFFER IN MEMORY;
    /* the buffer is already full */
    if ((CB_f)circbuff->buff_full flag == SET)
        circbuff->buff ovf flag = SET;
        /* data is trashed */
        return FULL;
    END CRITICAL();
    *circbuff->head = data;
    circbuff->head = circbuff->head + 1; /* or just circbuff->head++; */
    circbuff->num in++;
    circbuff->buff empty flag = UNSET;
    /* it's a circular buffer, so loop around if we go beyond the max */
    if (circbuff->head > (circbuff->base + (circbuff->buff size - 1)))
        circbuff->head = circbuff->base;
    /* the buffer must be full since we added something and the following
is true*/
    if (circbuff->head == circbuff->tail)
        circbuff->buff full flag = SET;
        /* this should never happen */
        if (circbuff->num in != circbuff->buff size)
            START CRITICAL();
            return CRITICAL ERROR;
```

```
}
    START CRITICAL();
    return SUCCESS;
}
/* @brief removes an item from the circular buffer
 * removes an item from the circular buffer by
 * incrementing the tail an decrementing the num_in
* @param[in] CB t* the CB t object to operate on
 * @param[out] BUFFER TYPE* put the data removed into this pointer
* @return CB e This function returns the CB e typedef to indicate errors
CB_e CB_buffer_remove_item(CB_t* circbuff, BUFFER_TYPE* data)
    if ((void*)circbuff == NULL)
        return BAD POINTER;
    /* if we have already destroyed the buffer */
    if ((CB f)circbuff->buff destroyed flag == SET)
       return NO BUFFER IN MEMORY;
    if ((CB f)circbuff->buff empty flag == SET)
        return EMPTY;
    END CRITICAL();
    *data = *circbuff->tail;
    circbuff->tail = circbuff->tail + 1; /* or just circbuff->tail++; */
    circbuff->num in--;
    circbuff->buff full flag = UNSET;
    /* it's a circular buffer, so loop around if we go beyond the max */
    if (circbuff->tail > (circbuff->base + (circbuff->buff size - 1)))
        circbuff->tail = circbuff->base;
    /* the buffer must be empty since we removed something and the
following is true */
    if (circbuff->head == circbuff->tail)
        circbuff->buff_empty_flag = SET;
        /* this should never happen */
        if (circbuff->num in != 0)
            START CRITICAL();
            return CRITICAL ERROR;
        }
    START CRITICAL();
   return SUCCESS;
}
/* @brief checks to see if the buffer is full
 * simply checks the full flag of the buffer to see
* if the head ever passed the tail
 * @param[in] CB t* the CB t object to operate on
 * @return CB e This function returns the CB e typedef to indicate errors
 * /
```

```
CB_e CB_is_full(CB_t* circbuff)
    if ((void*)circbuff == NULL)
       return BAD POINTER;
    if ((CB f)circbuff->buff full flag == SET)
       return FULL;
    return SUCCESS;
}
/* @brief checks to see if the buffer is empty
 * simply checks the empty flag of the buffer
 * to see if the head and tail are equal and
 * there is no data in the buffer
 * @param[in] CB_t* the CB_t object to operate on
 * @return CB e This function returns the CB e typedef to indicate errors
*/
CB e CB is empty(CB t* circbuff)
{
    if ((void*)circbuff == NULL)
       return BAD POINTER;
    if ((CB f)circbuff->buff empty flag == SET)
       return EMPTY;
    return SUCCESS;
}
/* @brief returns the value in the buffer at a position back from the
head
 * peeking at the Oth value will just return the last value
 * that was put into the buffer.
 * @param[in] CB t* the CB t object to operate on
 * @param[in] size t the index away from the head
 * @param[out] BUFFER TYPE* put the data peeked at into this pointer
 * @return CB_e This function returns the CB_e typedef to indicate errors
*/
CB e CB peek(CB t* circbuff, size t position, BUFFER TYPE* data)
    BUFFER TYPE* peekdata = (BUFFER TYPE*)circbuff->head;
    if ((void*)circbuff == NULL)
        return BAD POINTER;
    /* since head points at an empty value we increment by one */
    position++;
    if (position > circbuff->num in)
        return POSITION TOO LARGE;
    /* it's a circular buffer, so loop around if we go beyond the max */
    if (peekdata < circbuff->base)
        peekdata = 1*(size t) (circbuff->buff size-1) + peekdata;
    *data = *(BUFFER TYPE*)peekdata;
    return SUCCESS;
}
/*
* @file conversion.c
 * @brief this file implements conversion.h
```

```
* contains the implementation of integer to array and array to integer
 ^{\star} conversions as well as an exponentiation function
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
 * */
#include "conversion.h"
/* used for the my_reverse function */
#include "memory.h"
int32 t exponent(int32 t base,int32 t power)
    if(power<0) return 0;</pre>
    uint32 t i=0;
    int32 t retval=1;
    for(i=1;i<=power;i++)
        retval*=base;
    return retval;
}
uint8_t my_itoa(int32_t data, uint8_t * ptr, uint32_t base)
      if(!ptr)
      {
           return (uint8 t)0;
      }
    uint8 t length=0;
    uint8 t negative=0;
    if(data == 0)
        return 0;
    if(base<BASE 2||base>BASE 16)
        return 0;
    }
    if(data<0)
        *ptr++='-';
        data=-data; /*make the number positive*/
        negative=1;
    while(1) /* figure out the magnitude of the number */
        *(ptr+length) = data%base;
        data = data/base;
        length++;
        if ((data == 0) || (length > BASE 2 MAXDIGITS ))
            break;
    /* we want to go from smallest to biggest not visaversa */
    my reverse (ptr, length);
    int32 t j=length-1;
    /* length-1 becausee the while loop puts you one order of magnitude
high */
    uint8 t num;
    for(j=length-1;j>=0;j--)
```

```
num = *(ptr+j);
        if(num>9)
            *(ptr+j)=num+ASCII OFFSET A ADDITION;
        }
        else
        {
            *(ptr+j)=num+ASCII OFFSET 0;
    length = length + negative;
    return length;
}
int32 t my atoi(uint8 t * ptr, uint8 t digits, uint32 t base)
     if(!ptr)
           return (uint32 t)0;
    int8 t i = 0;
    uint8 t negative = 0;
    int32 t return value = 0;
    if(digits == 0)
        return 0;
    /* check to see if the integer is negative*/
    if(*ptr=='-')/* using int is okay here */
       negative = 1;
       ptr++;
       digits--;
    /* base starts at 0 so subtract one more */
   digits--;
    /* loop through each digit and add it to the return value*/
    for(i=digits;i>=0;i--)
        /* the digit is between a 0 and a 9 */
        if (*ptr >= ASCII OFFSET 0 && *ptr <= ASCII OFFSET 9)
            if((*ptr - ASCII OFFSET 0) > base)
                /* an error has occured, we've encountered an unsupported
character */
                return 0;
            return value += (*ptr++ - ASCII OFFSET 0) * exponent(base,
i);
        /* the digit is between an uppercase A and a F */
        else if (*ptr >= ASCII OFFSET A && *ptr <= ASCII OFFSET F)</pre>
            if((*ptr - ASCII OFFSET A ADDITION) > base)
                /* an error has occured, we've encountered an unsupported
character */
                return 0;
            return_value += (*ptr++ - ASCII_OFFSET_A ADDITION) *
exponent(base, i);
        /* the digit is between a lowercase a and a f */
        else if (*ptr >= ASCII OFFSET LA && *ptr <= ASCII OFFSET LF)
        {
```

```
if((*ptr - ASCII OFFSET LA ADDITION) > base)
                /* an error has occured, we've encountered an unsupported
character */
                return 0;
            return value += (*ptr++ - ASCII OFFSET LA ADDITION) *
exponent(base, i);
        else
        {
            /* an error has occurred, we've encountered an unsupported
character */
           return 0;
        }
    }
    if (negative)
       return -return_value;
    return return value;
}
/**
* @file data.h
* @brief implementation of data.h
* impelements functions to print type information, as well as determine
 * endianness and swap data endianness in a platform independent manner
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
 */
#include "data.h"
/* needed to check endianness */
#include "memory.h"
/* needed for printf macro */
#include "platform.h"
/*
#if defined ( GNUC )
#pragma GCC diagnostic ignored "-Wunused-but-set-variable"
#endif
*/
void print_cstd_type_sizes()
{/*this function is pretty straightforward, it prints a list of types and
   their sizes*/
    size t temp=sizeof(char);
    PRINTF ("char:
                            %zd\n",temp);
    temp=sizeof(short);
    PRINTF("short:
                            %zd\n",temp);
    temp=sizeof(int);
    PRINTF("int:
                            %zd\n",temp);
    temp=sizeof(long);
    PRINTF("long:
                            %zd\n", temp);
    temp=sizeof(double);
    PRINTF ("double:
                            %zd\n", temp);
    temp=sizeof(float);
    PRINTF ("float:
                         %zd\n",temp);
    temp=sizeof(unsigned char);
```

```
PRINTF("unsigned char: %zd\n",temp);
    temp=sizeof(unsigned int);
    PRINTF("unsigned int: %zd\n",temp);
    temp=sizeof(unsigned long);
    PRINTF("unsigned long: %zd\n",temp);
    temp=sizeof(signed char);
    PRINTF("signed char:
                             %zd\n", temp);
    temp=sizeof(signed int);
    PRINTF("signed int:
                             %zd\n", temp);
    temp=sizeof(signed long);
    PRINTF("signed long: %zd\n",temp);
    return;
void print stdint type sizes()
{/* this function is pretty straightforward, it prints a list of stdint
types
    and their sizes*/
    size t temp=sizeof(int8 t);
    PRINTF("int8 t:
                             %zd\n", temp);
    temp=sizeof(uint8 t);
    PRINTF("uint8 t:
                             %zd\n", temp);
    temp=sizeof(uint16 t);
    PRINTF("uint16 t:
                             %zd\n",temp);
    temp=sizeof(int32 t);
    PRINTF("int32 t:
                             %zd\n", temp);
    temp=sizeof(uint32 t);
    PRINTF("uint32 t:
                             %zd\n", temp);
    temp=sizeof(uint fast8 t);
    PRINTF("uint fast8_t: %zd\n",temp);
    temp=sizeof(uint_fast16_t);
    PRINTF("uint fast16 t: %zd\n", temp);
    temp=sizeof(uint fast32 t);
    PRINTF("uint fast32 t: %zd\n", temp);
    temp=sizeof(uint_least8_t);
    PRINTF("uint least8 t: %zd\n", temp);
    temp=sizeof(uint least16 t);
    PRINTF("uint_least16_t: %zd\n",temp);
    temp=sizeof(uint_least32_t);
    PRINTF("uint least32 t: %zd\n", temp);
    temp=sizeof(size t);
    PRINTF("size t:
                             %zd\n", temp);
    temp=sizeof(ptrdiff t);
    PRINTF("ptrdiff t:
                             %zd\n", temp);
    return;
void print pointer sizes()
    size t temp=sizeof(char*);
    PRINTF("char*:
                             %zd\n", temp);
    temp=sizeof(short*);
    PRINTF("short*:
                             %zd\n", temp);
    temp=sizeof(int*);
    PRINTF("int*:
                             %zd\n", temp);
    temp=sizeof(double*);
    PRINTF("double*:
                             %zd\n", temp);
    temp=sizeof(float*);
    PRINTF("float*:
                             %zd\n", temp);
    temp=sizeof(void*);
                             %zd\n",temp);
    PRINTF("void*:
    temp=sizeof(int8 t*);
```

```
PRINTF("int8 t*:
                             %zd\n", temp);
    temp=sizeof(int16 t*);
    PRINTF("int16 t*:
                             %zd\n", temp);
    temp=sizeof(int32 t*);
    PRINTF("int32 t*:
                             %zd\n", temp);
    temp=sizeof(char**);
    PRINTF("char**:
                             %zd\n", temp);
    temp=sizeof(int**);
    PRINTF("int**:
                             %zd\n", temp);
    temp=sizeof(void**);
    PRINTF("void**:
                             %zd\n", temp);
    return;
}
int32 t swap data endianness(uint8 t * data, size t type length)
{/*TODO make this function nondestructive on failure if possible*/
    if(!data) return SWAP ERROR; /*if null, return error*/
    uint8_t test[type_length];/*block out a region on the stack*/
    my memmove(data, test, type length); /*create a copy of 'data' on the
stack*/
    my reverse(data , type length);/*reverse data*/
    uint32 t i;
    for (i=0; i < (type length/2); i++)
        if(*(test+i)!=*(data+type length-1-i))
            return SWAP ERROR;
    return SWAP NO ERROR;
}
uint32 t determine endianness()
    uint32 t test = 0x00BADA55;/*standard test word*/
    uint8 \overline{t}* ptr = (uint8_t*)&test;
    if(*(ptr)==5)/*LSB of 00BADA55*/
        return LITTLE ENDIAN;
    }
    else
        return BIG ENDIAN;
}
/**
 * @file debug.c
 ^{\star} @brief implements the prototypes in debug.h
 * implements a printing function to hexdump from a location in memory
 * the function should print in a manner similar to a common unix hexdump
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
 * /
#include"debug.h"
/*included due to usue of PRINTF macro*/
#include"platform.h"
```

```
* @brief function to print the bytes in memory starting at an address
 * This function takes in a pointer to the start of some
* memory region and starts pringing out hex bytes
* for the number of bytes specified.
* @param start a pointer to the start of the memory region
 * @param length the number of bytes to read back
 * @return void don't return anything
 * /
void print_array(void * start, uint32_t length)
    #ifdef VERBOSE
    uint32 t i=0;
    uint8 t* temp=(uint8 t*)start;
    for(i=0;i<length;i++)</pre>
        if((i)%16==0)/*every 16 bytes (zero inclusive), print the
address*/
        {
            PRINTF("%p ", (void*) temp);
        PRINTF("%02X ",*(temp++));
        if((i+1)%16==0)/*after every 16 bytes, print a newline.*/
            PRINTF("\n");/*eg, addr 0-15 \n addr 16-31*/
    #endif
    return;
}
 /**
 * @file logger.c
 * @brief implementation of logger.h
 * this file implements logger.h, implementing blocking binary log
functions for the
 * BBB and FRDM boards
* @author Seth Miers and Jake Cazden
 * @date April 29, 2018
 */
#include "logger.h"
#include "conversion.h"
#include "logger queue.h" /* TODO fix circular dependency*/
#include "circbuf.h" /* so we can use the circular buffer in our uart */
#if defined(BBB) || defined(HOST)
#include <stdio.h>
#include <time.h>
FILE* logfile=NULL;
#endif
#ifdef KL25Z
#include "MKL25Z4.h"
#include "uart.h"
#endif
```

```
#ifdef PROJECT4
extern LQ_t* log_buffer;
#endif
extern uint32 t nooperation;
log ret logger init()
    uint32 t currenttime;
    uint8 t* currenttime byte = (uint8 t*) &currenttime;
    UART_recieve((uint8_t*) (currenttime byte++));
         _recieve((uint8_t*)(currenttime_byte++));
    UART recieve((uint8 t*)(currenttime byte++));
    UART recieve((uint8 t*)(currenttime byte));
    #ifdef PROJECT4
    LQ e logbufferinitreturn = LQ init(log buffer, LOG BUFFER LENGTH);
    if(logbufferinitreturn!=LOGQUEUE SUCCESS)
        return LOGGER FAILURE;
    #endif
#if defined(BBB) || defined(HOST)
    logfile = fopen("Log output.txt", "a+");
    if(logfile==NULL)
        return LOGGER FAILURE;
    /*nothing else is needed unless we want to set up the clock on the
BBB*/
#endif
#ifdef KL25Z/*if we're on the KL25z, then turn on the RTC*/
    /*sim sopt1, osc32sel = 00, set rtc to use 32khz onboard oscillator*/
    /*sim sopt2, rtcclkoutsel = 0 or 1, largely irrelevent for our use*/
    /*sim scgc6, rtc = 1, enable clocking and interrupts for rtc*/
    /*set up RTC CR register - enable OSC and non-supervisor writes,
etc*/
    /*sleep 2 seconds for oscillator to calm down*/
    /*block on waiting for program - get current time*/
    /*set RTC TSR register - set the current time*/
    /*set up RTC IER register - set up interrutps*/
    /*set up RTC SR register - enable counting*/
    SIM SOPT1 |= SIM SOPT1 OSC32KSEL(SIM SOPT1 OSC32KSEL 1KLPO);/*set
bits to 00*/
    SIM SOPT2 &=
~SIM SOPT2 RTCCLKOUTSEL(SIM SOPT2 RTCCLKOUTSEL CLEAR);/*set bits to 0*/
    SIM SCGC6 |= SIM SCGC6 RTC(SIM SCGC6 RTC ENABLED); /*set bits to 1 to
enable clock gate*/
    RTC CR =
               RTC CR OSCE (RTC CR OSCE ENABLED) |
RTC CR UM(RTC CR UM DISABLED) |
        RTC CR SUP(RTC CR SUP ENABLED) | RTC CR WPE(RTC CR WPE DISABLED) |
        RTC CR SWR (RTC CR SWR NORESET);
    /*i looked around and there's no sleep function in C by default*/
    RTC SR = 0;
    RTC TSR = currenttime;
    RTC IER = RTC IER TSIE(RTC IER TSIE ENABLED) |
RTC IER TAIE (RTC IER TAIE DISABLED) |
            RTC IER TOIE(RTC IER TOIE DISABLED) |
RTC IER TIIE(RTC IER TIIE DISABLED);
```

```
RTC SR = RTC SR TCE(RTC SR TCE ENABLE);
    NVIC_ClearPendingIRQ(RTC_Seconds_IRQn);
   NVIC EnableIRQ(RTC Seconds IRQn);
#endif
#ifdef LOGGING
    log item((log t) {LOGGER INITIALIZED, FUNC LOGGER, 0, 0, NULL, 0});
    return LOGGER SUCCESS;
}
log ret log data(log e log, mod e module, uint16 t length, uint8 t* data)
#if defined(BBB) || defined (HOST)
    time t thetime = time(NULL);
    uint8 t checksum = 0;
    char* timeptr = (char*)(&thetime);
    char* lengthptr = (char*)(&length);
    if(log!=INFO) printf("%c",(char)log);/*print LOG ID*/
    fprintf(logfile,"%c", (char)log);/*print LOG ID*/
    checksum^=(uint8 t)log;
    if(log!=INFO) printf("%c",(char)module);/*print module ID*/
    fprintf(logfile,"%c", (char)module);/*print module ID*/
    checksum^=(uint8 t)module;
    uint16 t i;
    for(i=0;i<2;i++)
        checksum^=(uint8 t)(*lengthptr);
        if(log!=INFO) printf("%c",(char)(*(lengthptr)));/*print length*/
        fprintf(logfile,"%c",(char)(*(lengthptr)));/*print length*/
        lengthptr++;
    for(i=0;i<4;i++)
        checksum^=(uint8 t)(*timeptr);
        if(log!=INFO) printf("%c",(char)(*(timeptr)));/*print time*/
        fprintf(logfile,"%c",(char)(*(timeptr)));/*print time*/
        timeptr++;
    }
    for(i=0;i<length;i++)</pre>
        checksum^=(uint8 t)(*data);
        printf("%c",(*((char*)data)));/*print payload*/
        fprintf(logfile,"%c",(*((char*)data)));/*print payload*/
        data++;
    }
    if(log!=INFO) printf("%c",(char)checksum);/*print checksum*/
    fprintf(logfile, "%c", (char) checksum); /*print checksum*/
    fflush (logfile);
    return LOGGER SUCCESS;
#endif
#ifdef KL25Z
    uint32 t thetime = (RTC TSR<<5) + (RTC TPR>>10);
    uint8 t checksum = 0;
    checksum^=(uint8 t)log;
    checksum^=(uint8 t)module;/*calculate checksums over log and module
ID*/
    uint8 t* timeptr = (uint8 t*)(&thetime);
    uint8 t* lengthptr = (uint8 t*)(&length);
    uint8 t* dataptr = (data);
```

```
UART send((uint8 t*)(&log));
    UART send((uint8 t*)(&module));/*send log id and module id*/
    uint16 t i;
    for(i=0;i<2;i++)
        checksum^=(uint8 t)(*(lengthptr++));/*calculate checksum over
length*/
    }
    UART send n((uint8 t*)(&length),2);/*print length*/
    for (\overline{i}=0; i < 4; i++)
        checksum^=(uint8 t)(*(timeptr++));/*calculate checksum over
time*/
    }
    UART send n((uint8 t*)(&thetime),4);/*print time*/
    for(i=0;i<length;i++)</pre>
        checksum^=(uint8 t)(*(dataptr++));/*calculate checksum over
data*/
    if(length>0) UART send n(data,length);/*print payload*/
    UART send(&checksum);/*print checksum*/
    return LOGGER SUCCESS;
#endif
}
log ret log string(log e log, mod e module, uint8 t* string)
    uint16 t i;
    for (i=0; i<65535; i++)
        if(string[i] == ' \setminus 0')
        {
            break;
        }
    if(i==65535) return LOGGER FAILURE;
    return log_data(log, module, i+1, string);
}
log ret log integer(log e log, mod e module, uint32 t num)
    uint8 t outstring[16];
    uint8_t length = my_itoa(num, outstring, 10);
    return log data(log, module, length, outstring);
}
void log flush()
#if defined(BBB) || defined (HOST)
    return; /*there should never be anything *in* the buffer on BBB and
HOST*/
#endif
#ifdef KL25Z
    UART start buffered transmission();/*do we need this here?*/
    while(LQ is empty(log buffer)!=LOGQUEUE EMPTY)
        nooperation++;
    }
```

```
/*TODO make this repeatedly check for the buffer being full, or maybe
wait for
     * a flag we can set at the end of the uart interrupt handler*/
    return;
#endif
log ret log item(log t loginput)
#if defined(BBB) || defined (HOST)
    return log data(loginput.LogID, loginput.ModuleID,
loginput.LogLength, loginput.PayloadData);
#endif
#ifdef KL25Z
    if(LQ is full(log buffer) == LOGQUEUE SUCCESS) /* if logger is not full*/
        loginput.Timestamp = (uint32_t)((RTC_TSR<<5)+(RTC TPR>>10));
        loginput.Checksum = 0;
        loginput.Checksum^=(uint8 t)loginput.LogID;
        loginput.Checksum^=(uint8 t)loginput.ModuleID;
        uint8 t* timeptr = (uint8 t*)(&loginput.Timestamp);
        uint8 t* lengthptr = (uint8 t*)(&loginput.LogLength);
        uint8 t* dataptr = (loginput.PayloadData);
        uint16 t i;
        for(i=0;i<2;i++)
            loginput.Checksum^=(*(lengthptr++));
        for (i=0; i<4; i++)
            loginput.Checksum^=(*(timeptr++));
        for(i=0;i<loginput.LogLength;i++)</pre>
            loginput.Checksum^=(*(dataptr++));
        LQ buffer add item(log buffer, &loginput);
        return LOGGER SUCCESS;
    return LOGGER FAILURE;
#endif
}
#ifdef KL25Z
void RTC Seconds IRQHandler()
    /*TODO implement this. NB: the irq doesn't need to be cleared*/
#ifdef LOGGING
    log item((log t) {HEARTBEAT, FUNC LOGGER, 0, 0, NULL, 0});
#endif
#endif
* @file logger queue.c
 * @brief implementation of logger queue.h
* implements the logging queue circular buffer access functions found in
logger queue.h
 * @author Seth Miers and Jake Cazden
```

```
* @date April 29, 2018
 */
#include "logger queue.h"
#include "logger.h"
#include "circbuf.h"
#include "memory.h"
#ifdef KL25Z
#include "uart.h"
#endif
/* standard library for malloc */
#include <stdlib.h>
/st @brief initializes the logger queue with default values
 ^{\star} the logger queue must already be allocated when it is
 * passed in. The function will then create dynamic memory
 * to allocate the entire buffer. It will then set the
 * head, tail, and other values to be what they should be.
 * destroy must be called before free-ing the LQ that
 * is passed in, otherwise a stack overflow may occur.
 * @param[in] LQ t* the LQ t object to initialize
 * @param[in] size t the size of the buffer to initialize
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ e LQ init(LQ t* logbuff, size t buffer size)
    if ((int)buffer size == 0)
       return LOGQUEUE NO LENGTH;
    if ((void*)logbuff == NULL)
       return LOGQUEUE_BAD_POINTER;
    logbuff->buff size = buffer size;
    logbuff->base = (volatile
log t**)malloc(((int)buffer size)*sizeof(log t*));
    /*TODO*/
    logbuff->head = logbuff->base;
    logbuff->tail = logbuff->base;
    logbuff->num in = 0;
    logbuff->buff empty flag = LOGGER SET;
    logbuff->buff full flag = LOGGER UNSET;
    logbuff->buff ovf flag = LOGGER UNSET;
    logbuff->buff destroyed flag = LOGGER UNSET;
    if ((void*)logbuff->base == NULL)
        logbuff->buff size = 0;
        logbuff->buff full flag = LOGGER SET;
        logbuff->buff destroyed flag = LOGGER SET;
        logbuff->buff ovf flag = LOGGER SET;
        return LOGQUEUE NO BUFFER IN MEMORY;
    return LOGQUEUE_SUCCESS;
}
/* @brief frees the entire logger queue
 * this function simply frees the dynamic memory that it allowcated
 * when initializing the function.
```

```
* @param[in] LQ t* the LQ t object to destroy
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ e LQ destroy(LQ t* logbuff)
    if ((void*)logbuff == NULL)
        return LOGQUEUE BAD POINTER;
    /* we don't want to free something twice */
    if ((LQ f)logbuff->buff destroyed flag == LOGGER SET)
        return LOGQUEUE DOUBLE FREE;
    free((void*)logbuff->base);
    logbuff->buff destroyed flag = LOGGER SET;
    return LOGQUEUE SUCCESS;
}
/* @brief adds an item to the logger queue
 * add an item in memory to the logger queue
 * increment the head, and update all the flags
 * @param[in] LQ_t* the LQ_t object to operate on
 * @param[in] log t* the object to add into the buffer
 * @return LQ e This function returns the LQ e typedef to indicate errors
 * /
LQ e LQ buffer add item(LQ t* logbuff, log t* data)
    if ((void*)logbuff == NULL)
       return LOGQUEUE BAD POINTER;
    /* if we have already destroyed the buffer */
    if ((LQ f)logbuff->buff destroyed flag == LOGGER SET)
        return LOGQUEUE NO BUFFER IN MEMORY;
    /* the buffer is already full */
    if ((LQ_f)logbuff->buff_full_flag == LOGGER SET)
        logbuff->buff_ovf_flag = LOGGER_SET;
        /* data is trashed */
        return LOGQUEUE FULL;
    END CRITICAL();
    log t* temp= (log t*)malloc(sizeof(log t));/*declare new log t on
heap*/
    temp->LogID = data->LogID;/*fill new heap data with stuff from data*/
    temp->ModuleID=data->ModuleID;
    temp->LogLength=data->LogLength;
    temp->Timestamp= data->Timestamp;
    temp->Checksum = data->Checksum;
    if (temp->LogLength>0)
    /*if there's a payload, allocate space for it, copy it into heap
memory,
    * and then put the new heap allocation of it into the new heap log
structure.
     * put the pointer to this heap-allocated structure into the circular
buffer*/
        uint8 t* Payloadtemp= (uint8 t*)malloc(((int)temp-
>LogLength) *sizeof(uint8 t));
        my_memmove(data->PayloadData, Payloadtemp, data->LogLength);
        temp->PayloadData = Payloadtemp;
```

```
else temp->PayloadData=NULL;
    *(logbuff->head) = temp;
    logbuff->head = logbuff->head + 1; /* or just logbuff->head++; */
    logbuff->num in++;
    logbuff->buff empty flag = LOGGER UNSET;
    /* it's a circular buffer, so loop around if we go beyond the max */
    if (logbuff->head > (logbuff->base + (logbuff->buff size - 1)))
        logbuff->head = logbuff->base;
    /* the buffer must be full since we added something and the following
is true*/
    if (logbuff->head == logbuff->tail)
        logbuff->buff full flag = LOGGER SET;
        /* this should never happen */
        if (logbuff->num in != logbuff->buff size)
            START CRITICAL();
            return LOGQUEUE CRITICAL ERROR;
    START CRITICAL();
    #ifdef KL25Z
    UART start buffered transmission();
    return LOGQUEUE SUCCESS; /* TODO change this to activate the UART
interrupt*/
/* @brief removes an item from the logger queue
 * removes an item from the logger queue by
 * incrementing the tail an decrementing the num in
 * @param[in] LQ_t* the LQ_t object to operate on
 * @param[out] log_t** put the data removed into this pointer
 * @return LQ e This function returns the LQ e typedef to indicate errors
 */
LQ e LQ buffer remove item(LQ t* logbuff, log t** data)
    if ((void*)logbuff == NULL)
        return LOGQUEUE BAD POINTER;
    /* if we have already destroyed the buffer */
    if ((LQ f)logbuff->buff destroyed flag == LOGGER SET)
        return LOGQUEUE NO BUFFER IN MEMORY;
    if ((LQ f)logbuff->buff empty flag == LOGGER SET)
       return LOGQUEUE EMPTY;
    END CRITICAL();
    *data = (log t*)*logbuff->tail;
    logbuff->tail = logbuff->tail + 1; /* or just logbuff->tail++; */
    logbuff->num in--;
    logbuff->buff full flag = LOGGER UNSET;
    /* it's a circular buffer, so loop around if we go beyond the max */
    if (logbuff->tail > (logbuff->base + (logbuff->buff size - 1)))
        logbuff->tail = logbuff->base;
    }
```

```
/* the buffer must be empty since we removed something and the
following is true */
    if (logbuff->head == logbuff->tail)
        logbuff->buff empty flag = LOGGER SET;
        /* this should never happen */
        if (logbuff->num in != 0)
            START CRITICAL();
            return LOGQUEUE CRITICAL ERROR;
        }
    START CRITICAL();
    return LOGQUEUE SUCCESS;
}
/* @brief checks to see if the buffer is full
 * simply checks the full flag of the buffer to see
 * if the head ever passed the tail
 * @param[in] LQ t* the LQ t object to operate on
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ e LQ is full(LQ t* logbuff)
    if ((void*)logbuff == NULL)
        return LOGQUEUE BAD POINTER;
    if ((LQ f)logbuff->buff full flag == LOGGER SET)
       return LOGQUEUE FULL;
    return LOGQUEUE SUCCESS;
}
/* @brief checks to see if the buffer is empty
 * simply checks the empty flag of the buffer
 * to see if the head and tail are equal and
 * there is no data in the buffer
 * @param[in] LQ t* the LQ t object to operate on
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ_e LQ_is_empty(LQ_t* logbuff)
    if ((void*)logbuff == NULL)
       return LOGQUEUE BAD POINTER;
    if ((LQ f)logbuff->buff empty flag == LOGGER SET)
       return LOGQUEUE EMPTY;
    return LOGQUEUE SUCCESS;
}
/* @brief returns the value in the buffer at a position back from the
head
 * peeking at the Oth value will just return the last value
 * that was put into the buffer.
```

```
* @param[in] LQ_t* the LQ_t object to operate on
 * @param[in] size t the index away from the head
 * @param[out] log_t** put the data peeked at into this pointer
 * @return LQ e This function returns the LQ e typedef to indicate errors
LQ e LQ peek(LQ t* logbuff, size t position, log t** data)
    log t^** peekdata = (log t^*) logbuff->head;
    if ((void*)logbuff == NULL)
        return LOGQUEUE BAD POINTER;
    /* since head points at an empty value we increment by one */
    position++;
    if (position > logbuff->num in)
        return LOGQUEUE POSITION TOO LARGE;
    /st it's a circular buffer, so loop around if we go beyond the max st/
    if ((void*)peekdata < (void*)logbuff->base)
        peekdata = 1*(size t)(logbuff->buff size-1) + peekdata;
    *data = *(\log t**)peekdata;
    return LOGQUEUE SUCCESS;
/**
 * @file main.c
 * @brief calls test functionality for project 1 on multiple platorms
 * this main file suports calling test functions on the project 1
 * function implementations. This will be expanded later to include
 * more functionality
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2017
 * /
#include <stdlib.h>
#ifdef PROJECT1
    #include "project1.h"
    #include "circbuf.h"
#endif
#ifdef PROJECT2
    #include "project2.h"
    #include "circbuf.h"
#endif
#ifdef PROJECT3
    #include "project3.h"
    #include "circbuf.h"
#endif
#ifdef PROJECT4
    #include "project4.h"
    #include "circbuf.h"
    #include "logger queue.h"
    #include "logger.h"
#endif
#ifdef CMOCKA
    #include "unittest.h"
#endif
#ifdef DEBUG
#include <stdio.h>
#endif
/*
```

```
#ifdef KL25Z
#define CLOCK SETUP (0)
#endif
#if defined(PROJECT2) || defined(PROJECT3) || defined(PROJECT4)
/* static to retain in any scope, const so that the compiler will
complain if we touch this from this file */
CB t* recieve buffer;
CB t* transmit buffer;
#ifdef PROJECT4
volatile LQ t* log buffer;
log t* activeTransfer;
#endif
uint8 t dma0 done=0;
volatile uint32_t DMA_end_value = 0;
#endif
#ifdef KL25Z
volatile uint8 t dma first setup = 0;
volatile uint8 t dma error flag = 0;
#endif
volatile uint32 t nooperation=0;
int main(void)
    #ifdef CMOCKA
           return unittest();
    #endif
    #ifdef PROJECT1
        project1();
    #endif
    #ifdef PROJECT2
        recieve buffer = (CB t*) malloc(sizeof(CB t));
        transmit buffer = (CB_t*) malloc(sizeof(CB_t));
        project2();
    #endif
    #ifdef PROJECT3
        recieve buffer = (CB t*) malloc(sizeof(CB t));
        transmit buffer = (CB \ t^*) malloc(sizeof(CB \ t));
        project3();
    #endif
    #ifdef PROJECT4
        recieve_buffer = (CB_t*) malloc(sizeof(CB_t));
        log buffer = (LQ t^*) malloc(sizeof(LQ t));
        project4();
    #endif
#ifdef LOGGING
    log item((log t) {SYSTEM HALTED, FUNC MAIN, 0, 0, NULL, 0});
#endif
    return 0;
}
 * @file memory.c
 * @brief implements memory.h
```

```
* implements software defined functions for copying, allocating, and
freeing
 * memory, without relying on hardware specifically.
 * @author Seth Miers and Jake Cazden
 * @date February 11, 2018
 */
#include "memory.h"
/* Only need the following if we cant use
 * built in malloc and free functions
 * extern void __HeapBase, __HeapLimit;
/* Needed to return null pointers
 * This is defined in stddef so it's commented out
 * #ifndef NULL
 * #define NULL ((void*)0)
   #endif
 */
#include <stdlib.h>
#include <stddef.h>
#ifdef KL25Z
#include "MKL25Z4.h"
#include "arch arm32.h"
extern uint8 t dma first setup;
#endif
extern volatile uint8 t dma error flag;
extern uint8 t dma0 done;
extern volatile uint32 t DMA end value;
extern volatile uint32 t nooperation;
#pragma GCC push_options
#pragma GCC optimize ("00")
uint8 t * memset dma(uint8 t * src, size t length, uint8 t value, size t
transfer)
      /* TODO implement function */
     #ifdef KL25Z
    dma0 done=0;
    uint32 t valholder= (value) + (value << 8) + (value << 16) + (value << 24);
    DMA_e retval = setup_memtransfer_dma((uint8_t *)&valholder, 1, src,
transfer, length);
    while(dma0 done==0 && retval==DMA SUCCESS)
        nooperation++;
    if(retval==DMA ERROR)
        return NULL;
    }
     return src;
     return my memset(src, length, value);
     #endif
}
```

```
#pragma GCC pop_options
#pragma GCC push options
#pragma GCC optimize ("00")
uint8 t * memmove dma(uint8 t * src, uint8 t * dst, size t length, size t
transfer)
     #ifdef KL25Z
    if(dst>src && dst<src+length)</pre>
    {/*the case where overlap will occur, but isn't exactly on top of
itself*/
        dma0 done=0;
        uint32 t templength1 = ((uint32 t)src+length)-(uint32 t)dst;
        uint32 t templength2 = (uint32 t)dst-(uint32 t)src;
        DMA e retval = setup memtransfer dma(dst, templength1,
src+length, transfer, templength1);
        while(dma0 done==0 && retval==DMA SUCCESS)
            nooperation++;
        if(retval==DMA ERROR)
           return NULL;
        dma0 done=0;
        retval = setup memtransfer dma(src, templength2, dst, transfer,
templength2);
        while(dma0 done==0 && retval==DMA SUCCESS)
            nooperation++;
        }
        if(retval==DMA ERROR)
            return NULL;
    }
    else
        dma0 done=0;
        DMA e retval = setup memtransfer dma(src, length, dst, transfer,
        while(dma0 done==0 && retval==DMA SUCCESS)
            nooperation++;
        if(retval==DMA ERROR)
            return NULL;
     return dst;
     #else
     return my_memmove(src, dst, length);
     #endif
#pragma GCC pop options
uint8 t * my memmove(uint8 t * src, uint8 t * dst, size t length)
    /* check for null pointers */
```

```
if(!dst)
        return NULL;
    if(!src)
    {
        return NULL;
    /* create a new array to copy into to prevent corruption */
    uint8 t my array[length];
    /* copy our current array into the new array */
    my_memcpy(src, my_array, length);
    /* copy the new array into the destination array*/
    return my memcpy(my array, dst, length);
}
uint8_t * my_memcpy(uint8_t * src, uint8_t * dst, size_t length)
    /* check for null pointers */
    if(!dst)
       return NULL;
    }
    if(!src)
    {
        return NULL;
    /* create a variable to iterate through (for loop) */
    size t i = 0;
    /* save the original destination since we'll be changing its value */
    uint8 t* orig dst = dst;
    /* loop for how many bytes there are */
    for(i=0;i<length;i++)</pre>
        /* copy the source to the destination */
        *dst++ = *src++;
    return orig_dst;
}
uint8 t * my memset(uint8 t * src, size t length, uint8 t value)
    /* check for null pointers */
    if(!src)
        return NULL;
    /* create a variable to iterate through (for loop) */
    size t i = 0;
    /* loop for how many bytes there are */
    for(i=0;i<length;i++)</pre>
        /* copy the value into the source */
        *src++ = value;
    return src;
}
uint8 t * my memzero(uint8 t * src, size t length)
```

```
/* just call my memset with a value of 0 */
    return my memset(src, length, 0);
uint8 t * my reverse(uint8 t * src, size t length)
    /* check for null pointers */
    if(!src)
        return NULL;
    /* create a temporary array */
    uint8 t my array[length];
    /\star copy the source into the temporary array \star/
    my memcpy(src, my array, length);
    /* create an address that points to the end of the array */
    uint8_t * my_array_ptr = &my_array[length-1];
    /* loop for how many bytes there are */
    size t i = 0;
    for(i=0;i<length;i++)</pre>
        /* copy the destination of the pointer
         * of the end of the array into the srouce */
        *src++ = *my array ptr--;
    return src;
}
void * reserve words(size t length)
    void* src;
    /* malloc will return null if it fails */
    src = (void*)malloc(length*sizeof(void*));
    return src;
uint8 t free words(void * src)
    free (src);
    return 0;
#ifdef KL25Z
DMA e setup memtransfer dma(uint8 t* src, uint8 t src len, uint8 t* dst,
                             size t transfersize, size t length) /*,
uint8 t dma index)*/
    /*if(dma index>4) return BAD INDEX;*/
    if (src len==0 || length==0) return DMA NO LENGTH;
    if (src==NULL | | dst==NULL) return DMA BAD POINTER;
    if(dma first setup==0)
        /*turn on clock gates to the mux and dma modules*/
        SIM SCGC6 |= SIM SCGC6 DMAMUX (DMAMUX CLOCKGATE ENABLE);
        SIM_SCGC7 |= SIM_SCGC7_DMA(DMA_CLOCKGATE_ENABLE);
        dma first setup=1;
    /*if((DMA DSR BCR0&DMA DSR BCR DONE MASK)>>DMA DSR BCR DONE SHIFT!=1)
        if a transfer is active, error out TODO this could optionally
          search for an open channel instead
```

```
return DMA BUSY;
    /*enable dma channel 0, set it to non-periodic, and attach it to an
always
     * active request source*/
    /*clear errors and disable active transfer*/
    DMA DSR BCR0 |= DMA DSR BCR DONE (DMA DSR BCR DONE WRITETOCLEAR);
    DMAMUXO CHCFGO = DMAMUX CHCFG ENBL (DMAMUX CHCFG ENABLE)
                         | DMAMUX CHCFG TRIG (DMAMUX CHCFG SINGLETRIGGER)
| DMAMUX CHCFG SOURCE (DMAMUX CHCFG SOURCE ALWAYSON 60);
    uint32 t checkaddr = ((uint32 t)src&(uint32 t)0xfff00000)>>20;
    if(checkaddr==0x000 || checkaddr==0x1ff || checkaddr==0x200 ||
checkaddr==0x400)
        /*if the source is allowed, put it into the source register*/
        DMA SAR0 = (uint32 t)src;
    else return DMA BAD POINTER;
    checkaddr = ((uint32 t)dst&(uint32 t)0xfff00000)>>20;
    if(checkaddr==0x000 || checkaddr==0x1ff || checkaddr==0x200 ||
checkaddr==0x400)
        /*if the destination is allowed, put it into the destination
register*/
        DMA DAR0 = (uint32 t) dst;
    else return DMA BAD POINTER;
    /*if the transfer is too large, turn it off*/
    if(length<DMA DSR BCR BCRMAXVALUE)</pre>
        /*put the number of bytes into the byte count register*/
        /*TODO might need to clear the BCR register as well.*/
        DMA DSR BCR0 |= DMA DSR BCR BCR(length);
    else return DMA BCR LENGTH OVERFLOW;
    /*enable interrupt on complete or error, keep peripheral requests
off,
     * allow for continuous (non-cycle-steal) operation, dont auto-align
     ^{\star} dont allow asynchronous requests during low power, enable the
     * disable writing into and from a circular buffer, turn off the
ability of
     * the dma to disable it's source request (peripheral operation only)
     * and turn off channel linking. set the destination to increment.*/
    uint32_t DCRregwrite = DMA_DCR_EINT(DMA_DCR_INTERRUPT_ON_COMPLETE)
                         |DMA DCR ERQ(DMA DCR NO PERIPHERAL REQUEST)
                         | DMA DCR CS (DMA DCR CONTINUOUS OPERATION)
                         | DMA DCR EADREQ (DMA DCR NO ASYNCH REQUESTS)
                         | DMA DCR START (DMA DCR START ENABLE)
                         | DMA DCR SMOD (DMA DCR NO SOURCE MODULO)
                         | DMA DCR DMOD (DMA DCR NO DEST MODULO)
                         | DMA DCR D REQ (DMA DCR DISABLE REQUEST OFF)
                         | DMA DCR LINKCC(DMA DCR CHANNEL LINK DISABLED)
                         | DMA DCR DINC(DMA DCR INCREMENT DEST);
    if(src len==1)/*set the source to increment iff there is more than 1
byte of source*/
        DCRregwrite | = DMA DCR SINC (DMA DCR NO SOURCE INCREMENT);
```

```
else
        DCRregwrite | = DMA DCR SINC (DMA DCR INCREMENT SOURCE);
    if(transfersize==1 || length<=16)/*set transfer size if passed
appropriately*/
        DCRregwrite | = DMA DCR SSIZE (DMA DCR TRANSFERSIZE 8BIT)
                     | DMA DCR DSIZE (DMA DCR TRANSFERSIZE 8BIT)
                     | DMA DCR AA (DMA DCR NO AUTOALIGN);
    else if(transfersize==2)
        DCRregwrite | = DMA DCR SSIZE (DMA DCR TRANSFERSIZE 16BIT)
                     |DMA DCR DSIZE(DMA DCR TRANSFERSIZE 16BIT)
                     | DMA DCR AA (DMA DCR AUTOALIGN);
    else if(transfersize==4)
        DCRregwrite | = DMA DCR SSIZE (DMA DCR TRANSFERSIZE 32BIT)
                     | DMA DCR DSIZE (DMA DCR TRANSFERSIZE 32BIT)
                     | DMA DCR AA (DMA DCR AUTOALIGN);
    else return DMA BAD SIZE;
    NVIC ClearPendingIRQ(DMA0 IRQn); /*enable interrupts on DMA0 ocmplete
and error*/
    NVIC EnableIRQ(DMA0 IRQn);
    enable irq();
    DMA DCR0=DCRregwrite; /*write DMA control register to start transfer*/
    return DMA SUCCESS;
#endif
#ifdef KL25Z
#pragma GCC push options
#pragma GCC optimize ("00")
void DMA0 IRQHandler()
      DMA end value = SysTick Base Ptr->CVR;
    NVIC ClearPendingIRQ(DMA0 IRQn);
    NVIC DisableIRQ(DMA0 IRQn);
    DMAMUX0 CHCFG0 = 0;
    DMA DCR0=0;
    DMA SAR0=0;
    DMA DAR0=0;
    if(DMA DSR BCR(0)&(DMA DSR BCR CE MASK))
        dma error flag=1;
    DMA DSR BCR0 |= DMA DSR BCR DONE (DMA DSR BCR DONE WRITETOCLEAR);
    dma0 done=1;
#pragma GCC pop options
#endif
 * @file nordic.c
 * @brief
```

```
* it's assumed that the NRF is connected to the KL25Z in the following
manner
 *
       NRF
               KL25z
 *-----
        GND -> GND
        VCC -> 3.3V
CSN -> PTD0
         CE
               -> PTD5
         SCK -> PTD1
         MOSI -> PTD2
                     PTD3
               ->
         MISO
         IRQ -> NC
 * @author Seth Miers and Jake Cazden
 * @date March 15, 2018
#include "nordic.h"
#include "port.h"
#include "spi.h"
uint8 t nrf read register(uint8 t readRegister)
     uint8 t command = 0x1F & readRegister;
     uint8 t readByte = 0x00;
     nrf_chip_enable();
     SPI write byte (command);
     SPI read byte (&readByte);
     nrf chip disable();
     return readByte;
}
void nrf write register(uint8 t writeRegister, uint8 t value)
     uint8 t command = 0x20 \mid (0x3F \& writeRegister);
     nrf chip enable();
     SPI write byte (command);
     SPI_write_byte(value);
     nrf_chip_disable();
}
 attribute((always inline))
uint8 t inline nrf read status()
     uint8 t command = 0xFF;
     uint8 t readByte = 0 \times 00;
     nrf_chip_enable();
     SPI_write_byte(command);
     SPI read byte (&readByte);
     nrf chip disable();
     return readByte;
}
void nrf write config(uint8 t config)
     nrf write register (0x00, config & 0x7F);
uint8 t nrf read rf ch()
```

return nrf read register(0x06);

```
}
void nrf_read_tx_addr(uint8_t * address)
     uint8 t command = 0x10;
     SPI write byte(command);
     SPI read byte(address++);
     SPI read byte(address++);
     SPI read byte(address++);
     SPI read byte(address);
}
void nrf write tx addr(uint8 t * tx addr)
      /* the tx addr array has the LSB first and the MSB last, assumed to
be 4 bytes long */
     uint8_t command = 0x10;
     SPI write byte (command);
     SPI write byte(*tx addr++);
     SPI write byte(*tx addr++);
     SPI write byte(*tx addr++);
     SPI write byte(*tx addr);
}
uint8_t nrf_read_fifo_status()
     return nrf read register(0x17);
void nrf flush tx fifo()
     SPI write byte(0xE1);
void nrf flush rx fifo()
     SPI write byte(0xE2);
}
 attribute((always inline))
void inline nrf chip enable()
     PORTD Clear(0);
}
 _attribute((always_inline))
void inline nrf_chip_disable()
     PORTD Set(0);
}
  attribute((always inline))
void inline nrf transmit enable()
     uint8 t config pwr down = nrf read register(0x00) & 0xED;
     nrf write config(config pwr down);
}
attribute((always inline))
void inline nrf transmit disable()
```

```
{
     uint8 t config pwr up = nrf read register(0x00) | 0x02;
     nrf write config(config pwr up);
}
/**
* @file port.c
* @brief implementation of port.h
 * this file contains implementations of GPIO setup and accessing code
 * @author Seth Miers and Jake Cazden
 * @date March 04, 2018
 */
#include"port.h"
#include "MKL25Z4.h"
\#include "arch arm32.h" /* for use of systick */
#define SysTick Base Ptr ((SysTick Ptr) 0xE000E010)
 attribute((always inline))
void inline InitSysTick()
    SysTick Base Ptr->RVR = 0x00FFFFFFF; /* maximum value */
    SysTick_Base_Ptr->CSR = __SYSTICK_CLKSOURCE_MASK |
  SYSTICK ENABLE MASK;
 attribute((always inline))
uint32 t inline gettime()
     return SysTick Base Ptr->CVR;
}
 attribute((always inline))
void inline GPIO nrf init()
     /* TODO implement function */
}
 attribute((always inline))
void inline GPIO Configure()
    /* clock gating */
    SIM_SCGC5 |= SIM_SCGC5_PORTB_MASK;
     SIM SCGC5 |= SIM SCGC5 PORTD MASK;
    /* set to use GPIO mode */
    PORTB PCR18 |= PORT PCR MUX(1);
    PORTB PCR19 |= PORT PCR MUX(1);
    PORTD PCR1 |= PORT PCR MUX(1);
    PORTD PCR1 |= PORT PCR MUX(1);
    /* set to outputs */
    GPIOB PDDR |= ((1 << RGB RED PIN) & (1 << RGB GREEN PIN));
    GPIOD PDDR |= (1 << RGB BLUE PIN);
    /* set to logical low */
    GPIOB PCOR \mid = ((1 << RGB RED PIN) & (1 << RGB GREEN PIN));
```

```
GPIOD PCOR |= (1 << RGB BLUE PIN);
}
 attribute((always inline))
void inline Toggle Red LED()
    GPIOB PTOR |= (1 << RGB RED PIN);
}
 attribute((always inline))
void inline PORTB Set(uint8 t bit num)
    GPIOB PSOR |= (1 << bit num);
}
 _attribute((always_inline))
void inline PORTD Set (uint8 t bit num)
    GPIOD PSOR |= (1 << bit num);
}
 attribute((always inline))
void inline PORTB Clear(uint8 t bit num)
   GPIOB PCOR |= (1 << bit num);
}
 attribute((always inline))
void inline PORTD Clear(uint8 t bit num)
    GPIOD PCOR |= (1 << bit num);
 attribute((always inline))
void inline PORTB Toggle(uint8 t bit num)
   GPIOB_PTOR |= (1 << bit_num);</pre>
}
 attribute((always inline))
void inline PORTD Toggle(uint8 t bit num)
    GPIOD PTOR |= (1 << bit num);
/***************************
*****
 * Copyright (C) 2017 by Alex Fosdick - University of Colorado
 * Redistribution, modification or use of this software in source or
binary
* forms is permitted as long as the files maintain this copyright. Users
 * permitted to modify this and use it to learn about the field of
embedded
* software. Alex Fosdick and the University of Colorado are not liable
for any
 * misuse of this material.
```

```
*******************
****/
/**
* @file project1_test.c
* @brief This file is to be used to project 1.
* @author Alex Fosdick
 * @date April 2, 2017
 * /
#include <stdio.h>
#include <stdint.h>
#include "platform.h"
#include "project1.h"
#include "memory.h"
#include "debug.h"
#include "conversion.h"
int8 t test data1() {
 uint8 t * ptr;
 int32 t num = -4096;
 uint32 t digits;
 int32_t value;
 PRINTF("\ntest data1();\n");
 ptr = (uint8 t*) reserve words( DATA SET SIZE W );
 if (! ptr )
   return TEST ERROR;
 digits = my itoa( num, ptr, BASE 16);
 value = my atoi( ptr, digits, BASE 16);
 #ifdef VERBOSE
 PRINTF(" Initial number: %d\n", num);
 PRINTF(" Final Decimal number: %d\n", value);
 #endif
 free words( (uint32 t*)ptr );
 if ( value != num )
   return TEST ERROR;
 return TEST_NO_ERROR;
}
int8 t test data2() {
 uint8_t * ptr;
 int32 t num = 123456;
 uint3\overline{2} t digits;
 int32_t value;
 PRINTF("test data2();\n");
 ptr = (uint8 t*) reserve words( DATA SET SIZE W );
 if (! ptr )
  {
```

```
return TEST_ERROR;
 digits = my itoa( num, ptr, BASE 10);
 value = my atoi( ptr, digits, BASE 10);
  #ifdef VERBOSE
 PRINTF(" Initial Decimal number: %d\n", num);
 PRINTF(" Final Decimal number: %d\n", value);
 #endif
 free words( (uint32 t*)ptr );
 if ( value != num )
  return TEST ERROR;
 return TEST_NO_ERROR;
int8 t test memmove1() {
 uint8 t i;
 int8 t ret = TEST NO ERROR;
 uint8 t * set;
 uint8 t * ptra;
 uint8 t * ptrb;
 PRINTF("test memmove1() - NO OVERLAP\n");
 set = (uint8 t*) reserve words( MEM SET SIZE W );
 if (! set )
   return TEST ERROR;
 ptra = &set[0];
 ptrb = &set[16];
 /* Initialize the set to test values */
 for( i = 0; i < MEM_SET_SIZE B; i++)</pre>
   set[i] = i;
 print array(set, MEM SET SIZE B);
 my_memmove(ptra, ptrb, TEST_MEMMOVE_LENGTH);
 print_array(set, MEM_SET_SIZE B);
 for (i = 0; i < TEST MEMMOVE LENGTH; i++)</pre>
   if (set[i + 16] != i)
     ret = TEST ERROR;
  }
 free words( (uint32 t*)set );
 return ret;
}
int8 t test memmove2() {
 uint8 t i;
```

```
int8 t ret = TEST NO ERROR;
 uint8 t * set;
 uint8_t * ptra;
 uint8_t * ptrb;
 PRINTF("test memmove2() -OVERLAP END OF SRC BEGINNING OF DST\n");
 set = (uint8 t*) reserve words(MEM SET SIZE W);
 if (! set )
   return TEST ERROR;
 ptra = &set[0];
 ptrb = &set[8];
 /* Initialize the set to test values */
 for( i = 0; i < MEM SET SIZE B; i++) {</pre>
  set[i] = i;
 print array(set, MEM SET SIZE B);
 my_memmove(ptra, ptrb, TEST_MEMMOVE LENGTH);
 print array(set, MEM SET SIZE B);
 for (i = 0; i < TEST MEMMOVE LENGTH; i++)</pre>
   if (set[i + 8] != i)
    ret = TEST ERROR;
    }
 }
 free words( (uint32 t*)set );
 return ret;
int8 t test memmove3() {
 uint8_t i;
 int8_t ret = TEST_NO_ERROR;
 uint8 t * set;
 uint8 t * ptra;
 uint8 t * ptrb;
 PRINTF("test memove3() - OVERLAP END OF DEST BEGINNING OF SRC\n");
 set = (uint8_t*)reserve_words( MEM_SET_SIZE_W);
 if (! set )
   return TEST ERROR;
 ptra = &set[8];
 ptrb = &set[0];
 /* Initialize the set to test values */
 for( i = 0; i < MEM SET SIZE B; i++)</pre>
   set[i] = i;
 print array(set, MEM SET SIZE B);
```

```
my_memmove(ptra, ptrb, TEST_MEMMOVE_LENGTH);
  print array(set, MEM SET SIZE B);
  for (i = 0; i < TEST MEMMOVE LENGTH; i++)</pre>
    if (set[i] != (i + 8))
     ret = TEST ERROR;
    }
  }
  free words( (uint32 t*)set );
  return ret;
}
int8 t test memcpy() {
 uint8 t i;
  int8 t ret = TEST NO ERROR;
 uint8_t * set;
 uint8 t * ptra;
 uint8 t * ptrb;
  PRINTF("test memcpy()\n");
  set = (uint8 t*) reserve words(MEM SET SIZE W);
  if (! set )
  return TEST ERROR;
 ptra = &set[0];
 ptrb = &set[16];
  /* Initialize the set to test values */
  for( i = 0; i < MEM SET SIZE B; i++) {</pre>
   set[i] = i;
  }
  print array(set, MEM SET SIZE B);
 my memcpy(ptra, ptrb, TEST MEMMOVE LENGTH);
 print array(set, MEM SET SIZE B);
  for (i = 0; i < TEST MEMMOVE LENGTH; i++)</pre>
    if (set[i+16] != i)
     ret = TEST ERROR;
    }
  }
  free words( (uint32 t*)set );
  return ret;
int8 t test memset()
 uint8 t i;
 uint8 t ret = TEST NO ERROR;
  uint8 t * set;
```

```
uint8 t * ptra;
     uint8_t * ptrb;
     PRINTF("test memset()\n");
     set = (uint8 t*)reserve words(MEM SET SIZE W);
      if (! set )
           return TEST ERROR;
     ptra = &set[0];
     ptrb = &set[16];
      /* Initialize the set to test values */
      for( i = 0; i < MEM SET SIZE B; i++)</pre>
           set[i] = i;
      }
     print array(set, MEM SET SIZE B);
     my memset(ptra, MEM SET SIZE B, 0xFF);
     print array(set, MEM SET SIZE B);
     my memzero (ptrb, MEM ZERO LENGTH);
     print array(set, MEM SET SIZE B);
     /* Validate Set & Zero Functionality */
      for (i = 0; i < MEM ZERO LENGTH; i++)</pre>
            if (set[i] != 0xFF)
              ret = TEST ERROR;
           if (set[16 + i] != 0)
                 ret = TEST ERROR;
            }
      }
     free_words( (uint32_t*)set );
     return ret;
int8 t test reverse()
     uint8 t i;
     int8 t ret = TEST_NO_ERROR;
     uint8_t * copy;
     uint8 t set[MEM SET SIZE B] = \{0x3F, 0x73, 0x72, 0x33, 0x54, 0x43, 0x54, 0x5
0x72, 0x26,
                                                                                                   0x48, 0x63, 0x20, 0x66, 0x6F, 0x00,
0x20, 0x33,
                                                                                                   0x72, 0x75, 0x74, 0x78, 0x21, 0x4D,
0x20, 0x40,
                                                                                                   0x20, 0x24, 0x7C, 0x20, 0x24, 0x69,
0x68, 0x54
                                                                                              };
     PRINTF("test reverse() \n");
      copy = (uint8 t*)reserve words(MEM SET SIZE W);
      if (! copy )
```

}

```
return TEST ERROR;
 my_memcpy(set, copy, MEM_SET_SIZE_B);
 print array(set, MEM SET SIZE B);
 my reverse(set, MEM SET SIZE B);
 print_array(set, MEM SET SIZE B);
  for (i = 0; i < MEM SET SIZE B; <math>i++)
   if (set[i] != copy[MEM SET SIZE B - i - 1])
     ret = TEST ERROR;
    }
  }
 free words( (uint32 t*)copy );
 return ret;
void project1(void)
 uint8 t i;
 int8 t failed = 0;
 int8 t results[TESTCOUNT];
  results[0] = test_data1();
 results[1] = test data2();
 results[2] = test_memmove1();
 results[3] = test memmove2();
 results[4] = test memmove3();
 results[5] = test memcpy();
 results[6] = test memset();
 results[7] = test reverse();
 for ( i = 0; i < TESTCOUNT; i++)
  failed += results[i];
  }
 PRINTF("----\n");
 PRINTF("Test Results:\n");
 PRINTF(" PASSED: %d / %d\n", (TESTCOUNT - failed), TESTCOUNT);
 PRINTF(" FAILED: %d / %d\n", failed, TESTCOUNT);
 PRINTF("----\n");
}
/**
 * @file projec2.c
 * @brief implementation of projec2.h
 * implements the data parsing code necessary for evaluating the UART
 \star communication system for the KL25z
 * @author Seth Miers and Jake Cazden
 * @date March 04, 2018
 */
#include<stdint.h>
#include"project2.h"
```

```
#include"circbuf.h"
#include<stdio.h>
#ifdef KL25Z
#include"uart.h"
#endif
extern CB t* recieve buffer;
extern CB t* transmit buffer;
void project2()
#ifdef KL25Z
    UART configure(); /*TODO put in better UART setup control*/
#endif
#ifdef HOST
    if(CB init(recieve buffer, CIRCBUF HOST LENGTH)!=SUCCESS);
    CB_init(transmit_buffer, CIRCBUF_HOST LENGTH);
#endif
    if(recieve buffer==NULL)return;
    if(transmit buffer==NULL) return;
    uint8 t data=0;
    CB e retval=SUCCESS;
    uint8 t char holder=0;
#ifdef HOST
    char holder=data;
    printf("Type a string to be processed, return to submit\n");
#endif
    while(1)
    {
    data=0;
    char holder=0;
    while ( data!=ASCII OFFSET EOF && data!=EOF && data!=0xff)
#ifdef HOST
    do
        if(data==ASCII OFFSET EOF||data==EOF)break;
if(char holder==ASCII OFFSET EOF||char holder==EOF||data!=char holder)bre
ak;
            char holder = (uint8 t)getchar();
            CB buffer add item(recieve buffer, char holder);
}while(char holder!='\n'&&char holder!='\r'&&char holder!=ASCII OFFSET EO
F&&char holder!=EOF&&char holder!=0xff);
#endif
        retval=CB buffer remove item(recieve buffer, &data);
        if(retval==SUCCESS)
        {
            if(data>=ASCII OFFSET 0 && data<=ASCII OFFSET 9)</pre>
                statistics.numeric++;
            else if( (data>=ASCII OFFSET A && data<=ASCII OFFSET Z)</pre>
                     | (data>=ASCII OFFSET LA && data<=ASCII OFFSET LZ))</pre>
                statistics.alphabetic++;
            else if( (data==(uint8 t)'\'')|(data==(uint8 t)'['
) | (data==(uint8 t)']')
```

```
|(data==(uint8 t)'{' )|(data==(uint8 t)'}'
) | (data==(uint8_t)'(')
                     | (data== (uint8_t)')' ) | (data== (uint8_t)'<'
) | (data==(uint8 t)'>')
                     | (data== (uint8 t) ':' ) | (data== (uint8 t) ', '
) | (data==(uint8 t)'.')
                     |(data==(uint8 t)'!')|(data==(uint8 t)'-'
) | (data==(uint8 t)'?')
                     |(data==(uint8 t)'"' )|(data==(uint8 t)';'
) | (data==(uint8_t)'/'))
             {
                 statistics.punctuation++;
             }
            else
                 statistics.miscellaneous++;
        }
    dump statistics();
}
void dump_statistics()
{
    uint32 t i=0;
    uint8 t string1[] = "\r\nStatistics:";/*14 characters*/
    uint8 t stringnewline[] = "\r\n";
    for(i=0;i<14;i++)
        CB buffer add item(transmit buffer, *(string1+i));
    for(i=0;i<3;i++)
        CB buffer add item(transmit buffer, *(stringnewline+i));
    uint8 t string2[] = "\tAlphabetic Characters: ";/*24 characters*/
    uint8 t string alphabetic[32] = {};
    uint32 t length =
my itoa(statistics.alphabetic, string alphabetic, 10);
    for (i=0; i<24; i++)
        CB buffer add item(transmit buffer, *(string2+i));
    for(i=0;i<length;i++)</pre>
        CB buffer add item(transmit buffer, *(string alphabetic+i));
    for(i=0;i<3;i++)
        CB buffer add item(transmit buffer, *(stringnewline+i));
    uint8 t string3[] = "\tNumeric Characters: ";/*21 characters*/
    uint8 t string numeric[32] = {};
    length = my itoa(statistics.numeric, string numeric, 10);
    for (i=0; i<24; i++)
```

```
CB buffer add item(transmit buffer, *(string3+i));
    for(i=0;i<length;i++)</pre>
        CB buffer add item(transmit buffer, *(string numeric+i));
    for (i=0; i<3; i++)
        CB buffer add item(transmit buffer,*(stringnewline+i));
    }
    uint8 t string4[] = "\tPunctuation Characters: ";/*25 characters*/
    uint8 t string punctuation[32] = {};
    length = my itoa(statistics.punctuation, string punctuation, 10);
    for (i=0; i<25; i++)
        CB buffer add item(transmit buffer, *(string4+i));
    for(i=0;i<length;i++)</pre>
        CB buffer add item(transmit buffer, *(string punctuation+i));
    for (i=0; i<3; i++)
        CB buffer add item(transmit buffer, *(stringnewline+i));
    uint8 t string5[] = "\tMiscellaneous Characters: ";/*27 characters*/
    uint8 t string miscellaneous[32] = {};
    length = my itoa(statistics.miscellaneous, string miscellaneous, 10);
    for (i=0; i<27; i++)
        CB buffer add item(transmit buffer, *(string5+i));
    for(i=0;i<length;i++)</pre>
        CB buffer add item(transmit buffer, *(string miscellaneous+i));
    for(i=0;i<3;i++)
        CB buffer add item(transmit buffer, *(stringnewline+i));
    }
#ifdef KL25Z
    UART start buffered transmission();
#endif
#ifdef HOST
    uint8 t char to print=0;
    while(CB is empty(transmit buffer)!=EMPTY)
        CB buffer remove item(transmit buffer, &char to print);
        printf("%c",char to print);
#endif
* @file project3.c
 * @brief implements project3.h
     Project 3 functionality
```

```
* @author Seth Miers and Jake Cazden
 * @date March 15, 2018
#define POSIX C SOURCE 199309L
#include "project3.h"
#include "circbuf.h"
#include "conversion.h"
#include "memory.h"
#include <string.h>
#ifdef BBB
     #include "nordic.h"
     #include "spi.h"
    #include <time.h>
    #include <stdio.h>
#endif
#ifdef KL25Z
     #include "nordic.h"
     #include "spi.h"
     #include "port.h"
     #include "uart.h"
     #include "arch arm32.h"
#endif
extern CB t* recieve buffer;
extern CB_t* transmit_buffer;
extern volatile uint32 t DMA end value;
extern volatile uint8 t dma error flag;
extern volatile uint32 t nooperation;
/* start of stack, end of stack */
extern int StackTop, StackLimit;
void project3()
#ifdef KL25Z
     GPIO Configure();
     SPI init();
    UART configure();
#if defined(KL25Z) || defined (BBB)
#ifdef KL25Z
     stack_tracker_init();
#endif
     spi setup and test();
     profiler();
#ifdef KL25Z
     stackusage();
#endif
#else
   nooperation++;
#endif
#ifdef KL25Z
void stack tracker init()
{
```

```
uint8_t dummy_stack_var = 0xAA;
     uint8 t *start of unused stack = &dummy stack var;
     uint8_t * stackend = (uint8_t *) (&__StackLimit);
     while(start of unused stack >= stackend)
           *start of unused stack = 0xAA;
           start of unused stack--;
     }
}
void stackusage()
     uint8 t * stackend = (uint8 t *) (& StackLimit);
     uint8 t * stackbegin = (uint8 t *) (& StackTop);
     uint8 t * stackused = stackend;
     uint8 t * my string;
    uint8_t num_string[16];
     uint8 t printsize = 0x00;
     while(*stackused==0xAA)
           stackused++;
     }
     printsize = my itoa((int32 t)(stackbegin-stackused), num string,
10);
     UART send n(num string, printsize);
   my string = (unsigned char *) " bytes of the stack used out of a ";
     UART send n(my string, 34);
     printsize = my itoa((int32 t) (stackbegin-stackend), num string,
10);
     UART send n(num string, printsize);
   my string = (unsigned char *) " total bytes (at max not
current) \r\n";
     UART_send_n(my_string, 35);
}
void profiler()
     /* TODO buildtime settings must be adjusted so that the heap can
support these regions (at least 1kB) */
     /* TODO refactor this code to be smaller */
     /\star TODO run with highest optimizations and lowest optimizations to
see difference */
     /* areas to copy and move to */
     uint8_t *area_one = (uint8_t *) malloc(sizeof(uint8 t)*5020);
     uint8_t *area_two = area_one+20;
    uint8 t *retval = NULL;
     /* timer values */
     volatile uint32 t start value = 0;
     volatile uint32 t end value = 0;
     /* strings used for printing */
    uint8_t *my_string;
    uint8 t num string[16];
     uint8 t printsize = 0x00;
     /*******
     /* MEMSET PROFILER */
     /*******/
```

```
/* standard library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the standard memset library
with 10 bytes took ";
     UART send n(my string, 57);
     start value = SysTick Base Ptr->CVR;
     memset(area one, '1', 10);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick_Base_Ptr->CSR &= ~(__SYSTICK_ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 100 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the standard memset library
with 100 bytes took ";
     UART send n(my string, 58);
     start value = SysTick Base Ptr->CVR;
     memset(area one, '2', 100);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my_itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 1000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the standard memset library
with 1000 bytes took ";
     UART send n(my string, 59);
     start value = SysTick Base Ptr->CVR;
     memset(area_one, '3', 1000);
     end value = SysTick Base Ptr->CVR;
     SysTick_Base_Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 5000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
   my string = (unsigned char *) "Profiling the standard memset library
with 5000 bytes took ";
     UART send n(my string, 59);
     start value = SysTick Base Ptr->CVR;
```

```
memset(area one, '4', 5000);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send_n(my_string, 22);
     /* my library
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the custom memset function
with 10 bytes took ";
     UART_send_n(my_string, 56);
     start value = SysTick Base Ptr->CVR;
     my memset(area one, 10, '1');
     end value = SysTick Base Ptr->CVR;
     SysTick_Base_Ptr->\overline{\text{CVR}} = \overline{0};
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
      /* 100 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
    my string = (unsigned char *) "Profiling the custom memset function
with 100 bytes took ";
     UART send n(my string, 57);
     start value = SysTick Base Ptr->CVR;
     my_memset(area_one, 100, \overline{2});
     end value = SysTick Base Ptr->CVR;
     SysTick_Base_Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART_send_n(my_string, 22);
      /* 1000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
    my string = (unsigned char *) "Profiling the custom memset function
with 1000 bytes took ";
     UART send n(my string, 58);
     start value = SysTick Base Ptr->CVR;
     my_memset(area_one, 1\overline{0}00, \overline{3});
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
```

```
my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
      /* 5000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the custom memset function
with 5000 bytes took ";
     UART send n(my string, 58);
     start value = SysTick Base Ptr->CVR;
     my memset (area one, 5\overline{000}, \overline{4});
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* TODO the entire dma profiler */
     /* dma library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the DMA memset function with
10 bytes took ";
     UART send n(my string, 53);
     start value = SysTick Base Ptr->CVR;
     retval = memset dma(area one, 10, '1', 1);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t) (start value-DMA end value),
num_string, 10);
    if(dma error flag)
        dma error flag=0;
        num_string[0] = "-";
        num_string[1] = "1";
       printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART_send_n(my_string, 22);
      /* 100 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the DMA memset function with
100 bytes took ";
     UART send n(my string, 54);
     start value = SysTick Base Ptr->CVR;
     retval = memset dma(area one, 100, '2', 1);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t) (start value-DMA end value),
num string, 10);
    if (dma error flag)
        dma error flag=0;
```

```
num_string[0] = "-";
        num_string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 1000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the DMA memset function with
1000 bytes took ";
     UART send n(my string, 55);
     start value = SysTick Base Ptr->CVR;
     retval = memset_dma(area_one, 1000, '3', 1);
     SysTick Base Ptr->CVR = 0;
     SysTick_Base_Ptr->CSR &= ~(__SYSTICK_ENABLE_MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
    if(dma error flag)
        dma error flag=0;
        num string[0] = "-";
        num_string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 5000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
    my string = (unsigned char *) "Profiling the DMA memset function with
5000 bytes took ";
     UART send n(my string, 55);
     start_value = SysTick_Base Ptr->CVR;
     retval = memset_dma(area_one, 5000, '4', 1);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
    if(dma error flag)
        dma_error_flag=0;
        num_string[0] = "-";
        num_string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART_send_n(my_string, 22);
     /* dma library - 4 byte transfer */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
    my string = (unsigned char *) "Profiling the DMA memset function with
10 bytes and 4 byte transfer took ";
     UART send n(my string, 73);
```

```
start value = SysTick Base Ptr->CVR;
     retval = memset dma(area one, 10, '1', 4);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t) (start value-DMA end value),
num string, 10);
    if(dma error flag)
        dma_error_flag=0;
        num_string[0] = "-";
        num_string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 100 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
    my string = (unsigned char *) "Profiling the DMA memset function with
100 bytes and 4 byte transfer took ";
     UART send n(my string, 74);
     start value = SysTick Base Ptr->CVR;
     retval = memset dma(area one, 100, '2', 4);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~(__SYSTICK_ENABLE_MASK); /* disable
counting */
     printsize = my itoa((int32 t) (start value-DMA end value),
num string, 10);
    if (dma error flag)
        dma error flag=0;
        num_string[0] = "-";
        num string[1] = "1";
        printsize = 2;
     UART_send_n(num_string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 1000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the DMA memset function with
1000 bytes and 4 byte transfer took ";
     UART_send_n(my_string, 75);
     start value = SysTick Base Ptr->CVR;
     retval = memset dma(area one, 1000, '3', 4);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
   if (dma error flag)
        dma error flag=0;
        num string[0] = "-";
        num string[1] = "1";
        printsize = 2;
    }
```

```
UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART_send_n(my_string, 22);
     /* 5000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
   my string = (unsigned char *) "Profiling the DMA memset function with
5000 bytes and 4 byte transfer took ";
     UART send n(my string, 75);
     start_value = SysTick Base Ptr->CVR;
     retval = memset dma(area one, 5000, '4', 4);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
    if(dma_error_flag)
       dma error flag=0;
       num string[0] = "-";
       num string[1] = "1";
       printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /********
     /* MEMMOVE PROFILER */
     /******/
     /* standard library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the standard memmove library
with 10 bytes took ";
     UART_send_n(my_string, 58);
     start_value = SysTick_Base_Ptr->CVR;
     memmove(area one, area two, 10);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
   my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 100 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
   my string = (unsigned char *) "Profiling the standard memmove library
with 100 bytes took ";
     UART_send_n(my_string, 59);
     start value = SysTick Base Ptr->CVR;
     memmove (area one, area two, 100);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
```

```
printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
   my_string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my_string, 22);
     /* 1000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
   my string = (unsigned char *) "Profiling the standard memmove library
with 1000 bytes took ";
     UART send n(my string, 60);
     start value = SysTick Base Ptr->CVR;
     memmove(area one, area two, 1000);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
   my_string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 5000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
   my string = (unsigned char *) "Profiling the standard memmove library
with 5000 bytes took ";
     UART send n(my string, 60);
     start value = SysTick_Base_Ptr->CVR;
     memmove(area one, area two, 5000);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
   my_string = (unsigned char *) " clock cycles to run\r\n";
     UART send_n(my_string, 22);
     /* my library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
   my string = (unsigned char *) "Profiling the custom memmove function
with 10 bytes took ";
     UART_send_n(my_string, 57);
     start value = SysTick Base Ptr->CVR;
     my memmove (area one, area two, 10);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= \sim( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
   my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 100 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
```

```
my string = (unsigned char *) "Profiling the custom memmove function
with 100 bytes took ";
     UART_send_n(my_string, 58);
     start value = SysTick Base Ptr->CVR;
     my memmove(area one, area two, 100);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
   my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 1000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
   my string = (unsigned char *) "Profiling the custom memmove function
with 1000 bytes took ";
     UART send n(my string, 59);
     start value = SysTick Base Ptr->CVR;
     my memmove (area one, area two, 1000);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
   my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 5000 bytes */
     SysTick_Base_Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the custom memsmovefunction
with 5000 bytes took ";
     UART send n(my string, 59);
     start_value = SysTick_Base_Ptr->CVR;
     my memmove (area one, area two, 5000);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* dma library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
   my string = (unsigned char *) "Profiling the DMA memmove function
with 10 bytes took ";
     UART send n(my string, 54);
     start value = SysTick Base Ptr->CVR;
     retval = memmove dma(area one, area two, 10, 1);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
```

```
printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
    if(dma_error_flag)
        dma error flag=0;
        num_string[0] = "-";
        num string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART_send_n(my_string, 22);
     /* 100 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the DMA memmove function
with 100 bytes took ";
     UART send n(my string, 55);
     start value = SysTick Base Ptr->CVR;
     retval = memmove dma(area_one, area_two, 100, 1);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
    if (dma error flag)
        dma error flag=0;
        num string[0] = "-";
       num string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my_string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my_string, 22);
     /* 1000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the DMA memmove function
with 1000 bytes took ";
     UART send n(my string, 56);
     start value = SysTick Base Ptr->CVR;
     retval = memmove dma(area one, area two, 1000, 1);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my_itoa((int32_t)(start_value-DMA_end_value),
num string, 10);
    if (dma error flag)
        dma error flag=0;
        num string[0] = "-";
        num string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 5000 bytes */
```

```
SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
   my_string = (unsigned char *) "Profiling the DMA memmove function
with 5000 bytes took ";
     UART send n(my string, 56);
     start value = SysTick Base Ptr->CVR;
     retval = memmove dma(area one, area two, 5000, 1);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
    if(dma error flag)
        dma error flag=0;
        num string[0] = "-";
        num_string[1] = "1";
       printsize = 2;
     UART send n(num string, printsize);
   my_string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* dma library - 4 byte transfer */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the DMA memmove function
with 10 bytes and 4 byte transfer took ";
     UART send n(my string, 74);
     start value = SysTick Base Ptr->CVR;
     retval = memmove dma(area one, area two, 10, 4);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t) (start value-DMA end value),
num string, 10);
   if(dma_error flag)
        dma error flag=0;
        num_string[0] = "-";
       num string[1] = "1";
       printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART_send_n(my_string, 22);
     /* 100 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
   my string = (unsigned char *) "Profiling the DMA memmove function
with 100 bytes and 4 byte transfer took ";
     UART send n(my string, 75);
     start value = SysTick Base Ptr->CVR;
     retval = memmove dma(area one, area two, 100, 4);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t) (start value-DMA end value),
num string, 10);
    if(dma error flag)
```

```
{
        dma error flag=0;
        num string[0] = "-";
        num string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send_n(my_string, 22);
     /* 1000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
    my string = (unsigned char *) "Profiling the DMA memmove function
with 1000 bytes and 4 byte transfer took ";
     UART send n(my string, 76);
     start value = SysTick Base Ptr->CVR;
     retval = memmove_dma(area_one, area_two, 1000, 4);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t) (start value-DMA end value),
num string, 10);
    if(dma error flag)
        dma error flag=0;
        num_string[0] = "-";
        num_string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
     /* 5000 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
    my string = (unsigned char *) "Profiling the DMA memmove function
with 5000 bytes and 4 byte transfer took ";
     UART_send_n(my_string, 76);
     start value = SysTick Base Ptr->CVR;
     retval = memmove dma(area one, area two, 5000, 4);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
    if(dma_error_flag)
        dma error flag=0;
        num_string[0] = "-";
        num_string[1] = "1";
        printsize = 2;
     UART send n(num string, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     UART send n(my string, 22);
#endif
#ifdef BBB
void profiler()
```

```
/* TODO buildtime settings must be adjusted so that the heap can
support these regions (at least 1kB) */
     /* TODO refactor this code to be smaller */
     /* TODO run with highest optimizations and lowest optimizations to
see difference */
     /* areas to copy and move to */
     uint8 t *area one = (uint8 t *) malloc(sizeof(uint8 t)*5020);
     uint8 t *area two = area one+20;
     /* timer values */
     struct timespec start value;
     struct timespec end value;
     /********
     /* MEMSET PROFILER */
     /************
     /* standard library */
     /* 10 bytes */
   printf("Profiling the standard memset library with 10 bytes took ");
     clock gettime(CLOCK MONOTONIC, &start value);
     memset(area one, '1', 10);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec) *3/10);
   printf(" clock cycles to run\r\n");
     /* 100 bytes */
   printf("Profiling the standard memset library with 100 bytes took ");
     clock_gettime(CLOCK MONOTONIC,&start value);
     memset(area one, '2', 100);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec)*3/10);
   printf(" clock cycles to run\r\n");
     /* 1000 bytes */
   printf("Profiling the standard memset library with 1000 bytes took
");
     clock gettime(CLOCK MONOTONIC, &start value);
     memset(area_one, '3', 1000);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec) *3/10);
   printf(" clock cycles to run\r\n");
     /* 5000 bytes */
   printf("Profiling the standard memset library with 5000 bytes took
");
     clock gettime(CLOCK MONOTONIC, &start value);
     memset(area_one, '4', 5000);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec) *3/10);
   printf(" clock cycles to run\r\n");
     /* my library */
     /* 10 bytes */
   printf("Profiling the custom memset function with 10 bytes took ");
     clock gettime(CLOCK MONOTONIC, &start value);
     my_memset(area_one, 10, '1');
     clock_gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec) *3/10);
   printf(" clock cycles to run\r\n");
     /* 100 bytes */
   printf("Profiling the custom memset function with 100 bytes took ");
     clock gettime(CLOCK MONOTONIC, &start value);
```

```
my memset(area one, 100, '2');
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec)*3/10);
    printf(" clock cycles to run\r\n");
     /* 1000 bytes */
    printf("Profiling the custom memset function with 1000 bytes took ");
     clock gettime(CLOCK MONOTONIC, &start value);
     my memset (area one, 1000, '3');
     clock_gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec) *3/10);
    printf(" clock cycles to run\r
");
     /* 5000 bytes */
    printf("Profiling the custom memset function with 5000 bytes took ");
     clock gettime(CLOCK MONOTONIC, &start value);
     my memset (area one, 5000, '4');
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec) *3/10);
    printf(" clock cycles to run\r\n");
     /*******/
     /* MEMMOVE PROFILER */
     /********
     /* standard library */
     /* 10 bytes */
    printf("Profiling the standard memmove library with 10 bytes took ");
     clock gettime(CLOCK MONOTONIC, &start value);
     memmove (area one, area two, 10);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec) *3/10);
    printf(" clock cycles to run\r\n");
     /* 100 bytes */
    printf("Profiling the standard memmove library with 100 bytes took
");
     clock gettime(CLOCK MONOTONIC, &start value);
     memmove (area one, area two, 100);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end_value.tv_nsec-start_value.tv_nsec) *3/10);
    printf(" clock cycles to run\r\n");
     /* 1000 bytes */
   printf("Profiling the standard memmove library with 1000 bytes took
");
     clock gettime(CLOCK MONOTONIC, &start value);
     memmove(area_one, area two, 1000);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end_value.tv_nsec-start_value.tv_nsec) *3/10);
    printf(" clock cycles to run\r\n");
     /* 5000 bytes */
   printf("Profiling the standard memmove library with 5000 bytes took
");
     clock_gettime(CLOCK_MONOTONIC,&start value);
     memmove(area one, area two, 5000);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec)*3/10);
    printf(" clock cycles to run\r\n");
     /* my library */
     /* 10 bytes */
    printf("Profiling the custom memmove function with 10 bytes took ");
     clock gettime(CLOCK MONOTONIC, &start value);
     my memmove (area one, area two, 10);
     clock gettime(CLOCK MONOTONIC, &end value);
```

```
printf("%ld", (end value.tv nsec-start value.tv nsec)*3/10);
    printf(" clock cycles to run\r\n");
     /* 100 bytes */
    printf("Profiling the custom memmove function with 100 bytes took ");
     clock gettime(CLOCK MONOTONIC, &start value);
     my memmove (area one, area two, 100);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec)*3/10);
    printf(" clock cycles to run\r\n");
      /* 1000 bytes */
    printf("Profiling the custom memmove function with 1000 bytes took
");
     clock gettime(CLOCK MONOTONIC, &start value);
     my memmove (area one, area two, 1000);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec)*3/10);
    printf(" clock cycles to run\r\n");
     /* 5000 bytes */
    printf("Profiling the custom memmove function with 5000 bytes took
");
     clock gettime(CLOCK MONOTONIC, &start value);
     my memmove (area one, area two, 5000);
     clock gettime(CLOCK MONOTONIC, &end value);
     printf("%ld", (end value.tv nsec-start value.tv nsec)*3/10);
    printf(" clock cycles to run\r\n");
#endif
#ifdef KL25Z
void spi setup and test()
    uint8 t my string[] = "Starting project 3...";
    uint8_t return_string[] = "\r\n";
    uint8_t hex_string[] = "Status Reg is: 0x";
    UART send n(my string, sizeof(my string));
    UART send n(return string, sizeof(return string));
     uint8_t j = 0 \times 00;
     uint8_t statreg = 0x00;
     uint8 t printsize = 0x00;
     nrf write register (0x05, j);
     statreg = nrf read register (0x05);
     printsize = my_itoa((int32_t)statreg, my string, 16);
     UART send n(hex string, sizeof(hex string));
     UART send n(my string, printsize);
     UART send n(return string, sizeof(return string));
#endif
#ifdef BBB
void spi setup and test()
    printf("Starting project 3...\r\n");
     /*uint8 t j = 0x00;*/
     uint8 t statreq = 0x00;
     /*nrf write register(0x05, j);
     statreg = nrf read register(0x05);*/
     printf("Status Reg is: 0x");
     printf("%d\r\n", (int) statreg);
#endif
/*
```

```
* @file project4.c
 * @brief implements project4.h
   Project 4 functionality
   @author Seth Miers and Jake Cazden
   @date April 26, 2018
 */
#define _POSIX_C_SOURCE 199309L
#include "project4.h"
#include "logger.h"
#include "logger queue.h"
#include "circbuf.h"
#include "memory.h"
#include<stdio.h>
#include<stdint.h>
#include<stdlib.h>
#include <string.h>
#include <time.h>
#ifdef KL25Z
#include "uart.h"
#include "MKL25Z4.h"
#include "port.h"
      #include "arch arm32.h"
#endif
extern volatile uint32_t DMA_end_value;
extern volatile uint8 t dma error flag;
extern CB t* recieve buffer;
extern LQ t* log buffer;
extern volatile uint32 t nooperation;
void project4()
    uint8 t * my string;
#ifdef KL25Z
    UART configure();/*TODO put in better UART setup control*/
#endif
    logger init();
#if defined(HOST) || defined(BBB)
    if(CB init(recieve buffer, CIRCBUF HOST LENGTH)!=SUCCESS) return;
#endif
    if(recieve buffer==NULL)
#ifdef LOGGING
        my string = (uint8 t*) "recieve buffer failure";
        log item((log t){ERROR,FUNC PROJECT4,22,0,my string,0});
#endif
        return;
    if(log buffer==NULL)return;
#ifdef KL25Z
#ifdef KL25Z
    GPIO Configure();
#endif
#ifdef LOGGING
    log item((log t){GPIO INITIALIZED, FUNC PROJECT4,0,0,NULL,0});
#endif
#ifdef LOGGING
```

```
my string = (uint8 t*) "GPIO is in use!!";
    log item((log t) {WARNING, FUNC PROJECT4, 20, 0, my string, 0});
#endif
#ifdef LOGGING
    log item((log t){SYSTEM INITIALIZED,FUNC PROJECT4,0,0,NULL,0});
#endif
#ifdef LOGGING
    uint16 t UIDMH = SIM UIDMH;
    uint32 t UIDML = SIM UIDML;
    uint32 t UIDL = SIM \overline{\text{UIDL}};
    uint8 t UID[10];
    my memcpy((uint8 t*)&UIDL,&UID[0],4);
    my memcpy((uint8 t*)&UIDML,&UID[4],4);
    my memcpy((uint8 t*)&UIDMH,&UID[8],2);
    log item((log t) {SYSTEM ID, FUNC PROJECT4, 10, 0, UID, 0});
    uint32 t vers = SIM SDID;
log item((log t) {SYSTEM VERSION, FUNC PROJECT4, 4, 0, (uint8 t*) &vers, 0});
#endif
#endif
    /*^^ see https://gcc.gnu.org/onlinedocs/gcc-4.3.2/gcc/Compound-
Literals.html*/
    uint8 t data=0;
    CB e retval=SUCCESS;
    uint8 t char holder;
#if defined(HOST) || defined(BBB)
    char holder=data;
    my string = (unsigned char*) "Type a string to be processed, return
to submit\n";
    log item((log t) {INFO,FUNC PROJECT4,48,0,my string,0});
#endif
#ifdef LOGGING
log item((log t) {DATA ANALYSIS STARTED, FUNC PROJECT4,0,0,NULL,0});
#endif
project4 profiler();
    while(1)
    data=0;
    char holder=0;
    nooperation+=char holder;
    while( data!=ASCII OFFSET EOF && data!=EOF && data!=0xff &&
data!='~')
#ifdef HOST
    do
        if (data==ASCII OFFSET EOF||data==EOF)break;
if(char holder==ASCII OFFSET EOF||char holder==EOF||data!=char holder)bre
ak;
            char holder = (uint8 t)getchar();
            CB buffer add item(recieve buffer, char holder);
}while(char holder!='\n'&&char holder!='\r'&&char holder!=ASCII OFFSET EO
F&&char holder!=EOF&&char holder!=0xff);
#endif
        retval=CB buffer remove item(recieve buffer, &data);
        if(retval==SUCCESS)
```

```
#ifdef LOGGING
             log item((log t) {DATA RECIEVED, FUNC UART, 1, 0, &data, 0});
#endif
             if(data>=ASCII OFFSET 0 && data<=ASCII OFFSET 9)</pre>
                 statistics.numeric++;
             else if( (data>=ASCII OFFSET A && data<=ASCII OFFSET Z)
                     | (data>=ASCII_OFFSET_LA && data<=ASCII_OFFSET_LZ))
                 statistics.alphabetic++;
             else if( (data==(uint8 t)'\'')|(data==(uint8 t)'['
) | (data==(uint8 t)']')
                     | (data== (uint8 t) '{' ) | (data== (uint8 t) '}'
) | (data==(uint8 t)'(')
                     | (data== (uint8_t)')' ) | (data== (uint8_t)'<'
) | (data==(uint8 t)'>')
                     | (data== (uint8 t) ':' ) | (data== (uint8 t) ', '
) | (data== (uint8 t) '.')
                     | (data== (uint8 t)'!' ) | (data== (uint8 t)'-'
) | (data==(uint8 t)'?')
                     |(data==(uint8 t)'"' )|(data==(uint8 t)';'
) | (data==(uint8 t)'/'))
                 statistics.punctuation++;
             }
            else
             {
                 statistics.miscellaneous++;
        }
    }
#ifdef LOGGING
    log item((log t) {DATA ALPHA COUNT, FUNC PROJECT4, 4, 0, (uint8 t*)
&statistics.alphabetic, 0 });
    log item((log t) {DATA NUMERIC COUNT, FUNC PROJECT4, 4, 0, (uint8 t*)
&statistics.numeric,0});
    log item((log t){DATA PUNCTUATION COUNT,FUNC PROJECT4,4,0,(uint8 t*)
&statistics.punctuation, 0 });
    log item((log t) {DATA MISC COUNT, FUNC PROJECT4, 4, 0, (uint8 t*)
&statistics.miscellaneous, 0 });
    log item((log t) {DATA ANALYSIS COMPLETED, FUNC PROJECT4,0,0,NULL,0});
#endif
    project4 dump statistics();
}
void project4 dump statistics()
    #ifdef LOGGING
    uint8 t* loggererror = (uint8 t*)"logger error";
    #endif
    uint8_t * my_string;
    volatile uint8 t bufferstring[32] = {};
    uint8 t * stringnewline = (unsigned char*)"\r\n";
    my string = (unsigned char*) "\r\nStatistics:";
    log ret retval =
log item((log t){INFO,FUNC PROJECT4,14,0,my string,0});
    #ifndef LOGGING
```

```
nooperation+=(uint32 t)retval;
    #endif
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    retval = log item((log t) {INFO,FUNC PROJECT4,2,0,stringnewline,0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    my string = (unsigned char*) "\tAlphabetic Characters: ";
    retval = log item((log t) {INFO,FUNC PROJECT4,24,0,my string,0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC_LOGGER, 12, 0, loggererror, 0});
#endif
    volatile uint32 t length =
my itoa(statistics.alphabetic, (uint8 t*)bufferstring, 10);
    retval =
log item((log t) {INFO, FUNC PROJECT4, length, 0, (uint8 t*)bufferstring, 0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    retval = log item((log t) {INFO,FUNC PROJECT4,2,0,stringnewline,0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    my string = (unsigned char*) "\tNumeric Characters: ";
    retval = log item((log t) {INFO,FUNC PROJECT4,21,0,my string,0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    length = my itoa(statistics.numeric, (uint8 t*)bufferstring,10);
    retval =
log item((log t) {INFO, FUNC PROJECT4, length, 0, (uint8 t*)bufferstring, 0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    retval = log item((log t) {INFO,FUNC PROJECT4,2,0,stringnewline,0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
    my string = (unsigned char*) "\tPunctuation Characters: ";
    retval = log item((log t) {INFO, FUNC PROJECT4, 25, 0, my string, 0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    length = my itoa(statistics.punctuation, (uint8 t*)bufferstring,10);
    retval =
log item((log t){INFO,FUNC PROJECT4,length,0,(uint8_t*)bufferstring,0});
```

```
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    retval = log item((log t) {INFO,FUNC PROJECT4,2,0,stringnewline,0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    my string = (unsigned char*) "\tMiscellaneous Characters: ";
    retval = log item((log t) {INFO,FUNC PROJECT4,27,0,my string,0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
    length = my itoa(statistics.miscellaneous,(uint8 t*)bufferstring,10);
    retval =
log item((log t) {INFO,FUNC PROJECT4,length,0,(uint8 t*)bufferstring,0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    retval = log item((log t) {INFO, FUNC PROJECT4, 2, 0, stringnewline, 0});
#ifdef LOGGING
    if(retval==LOGGER FAILURE)log item((log t)
{ERROR, FUNC LOGGER, 12, 0, loggererror, 0});
#endif
    log flush();
#ifdef KL25Z
void project4 profiler()
#ifdef LOGGING
    log item((log t){PROFILING STARTED, FUNC PROJECT4,0,0,NULL,0});
     /* TODO buildtime settings must be adjusted so that the heap can
support these regions (at least 1kB) */
     /* TODO refactor this code to be smaller */
     /* TODO run with highest optimizations and lowest optimizations to
see difference */
     /* areas to copy and move to */
     uint8_t *area_one = (uint8 t *) malloc(sizeof(uint8 t)*512);
     uint8_t *area_two = area_one+20;
    uint8 t *retval = NULL;
     /* timer values */
     volatile uint32 t start value = 0;
     volatile uint32 t end value = 0;
     /* strings used for printing */
    uint8 t *my string;
    uint8 t my string buffer[128];
    uint8 t num string[16];
     uint8 t printsize = 0x00;
     /********
     /* MEMSET PROFILER */
```

```
/*******/
     /* standard library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the standard memset library
with 10 bytes took ";
     my memcpy(my string, my string buffer, 57);
     start value = SysTick Base Ptr->CVR;
     memset(area_one, '1', 10);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my_itoa((int32_t)(start_value-end_value), num_string,
10);
     my memcpy(num string,my string buffer+57, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     my memcpy (my string, my string buffer+printsize+57, 22);
#ifdef LOGGING
log item((log t){PROFILING RESULT,FUNC PROJECT4,57+printsize+22,0,my_stri
ng buffer, 0 });
#endif
     /* my library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the custom memset function
with 10 bytes took ";
     my memcpy(my string, my string buffer, 56);
     start value = SysTick Base Ptr->CVR;
     my_memset(area_one, 1\overline{0}, '1\overline{\phantom{0}});
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick_Base_Ptr->CSR &= ~(__SYSTICK_ENABLE_MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     my memcpy(num string, my string buffer+56, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     my memcpy(my string, my string buffer+printsize+56, 22);
#ifdef LOGGING
log item((log t) {PROFILING RESULT, FUNC PROJECT4, 56+printsize+22, 0, my stri
ng buffer,0});
#endif
     /* dma library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
    my_string = (unsigned char *) "Profiling the DMA memset function with
10 bytes took ";
     my_memcpy(my_string,my_string buffer, 53);
     start value = SysTick Base Ptr->CVR;
     retval = memset dma(area one, 10, '1', 1);
     SysTick Base Ptr->CVR = 0;
```

```
SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
   if(dma error flag)
        dma error flag=0;
        num string[0] = '-';
        num string[1] = '1';
       printsize = 2;
     my_memcpy(num_string,my_string_buffer+53, printsize);
   my string = (unsigned char *) " clock cycles to run\r\n";
     my memcpy(my string, my string buffer+printsize+53, 22);
#ifdef LOGGING
log item((log t){PROFILING RESULT,FUNC PROJECT4,53+printsize+22,0,my_stri
ng buffer,0});
#endif
     /********
     /* MEMMOVE PROFILER */
     /*******/
     /* standard library */
     /* 10 bytes */
     SysTick_Base_Ptr->CSR |= __SYSTICK ENABLE MASK; /* enable counting
   my string = (unsigned char *) "Profiling the standard memmove library
with 10 bytes took ";
     my memcpy(my string, my string buffer, 58);
     start value = SysTick Base Ptr->CVR;
     memmove (area one, area two, 10);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~(__SYSTICK_ENABLE_MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-end value), num string,
10);
     my_memcpy(num_string,my_string_buffer+58, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     my memcpy (my string, my string buffer+printsize+58, 22);
#ifdef LOGGING
log item((log t){PROFILING RESULT, FUNC PROJECT4, 58+printsize+22, 0, my stri
ng buffer, 0 });
#endif
     /* my library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
* /
   my string = (unsigned char *) "Profiling the custom memmove function
with 10 bytes took ";
     my memcpy (my string, my string buffer, 57);
     start_value = SysTick_Base_Ptr->CVR;
     my_memmove(area_one, area_two, 10);
     end value = SysTick Base Ptr->CVR;
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
```

```
printsize = my itoa((int32 t)(start value-end value), num string,
10);
     my memcpy(num string, my string buffer+57, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     my memcpy(my string, my string buffer+printsize+57, 22);
#ifdef LOGGING
log item((log t){PROFILING RESULT, FUNC PROJECT4, 57+printsize+22, 0, my stri
ng buffer,0});
#endif
     /* dma library */
     /* 10 bytes */
     SysTick Base Ptr->CSR |= SYSTICK ENABLE MASK; /* enable counting
    my string = (unsigned char *) "Profiling the DMA memmove function
with 10 bytes took ";
     my_memcpy(my_string,my_string_buffer, 54);
     start value = SysTick Base Ptr->CVR;
     retval = memmove dma(area_one, area_two, 10, 1);
     SysTick Base Ptr->CVR = 0;
     SysTick Base Ptr->CSR &= ~( SYSTICK ENABLE MASK); /* disable
counting */
     printsize = my itoa((int32 t)(start value-DMA end value),
num string, 10);
    if(dma_error_flag)
        dma error flag=0;
        num string[0] = '-';
        num string[1] = '1';
        printsize = 2;
    }
     my memcpy(num string, my string buffer+54, printsize);
    my string = (unsigned char *) " clock cycles to run\r\n";
     my memcpy(my string, my string buffer+printsize+54, 22);
#ifdef LOGGING
log item((log t){PROFILING RESULT,FUNC PROJECT4,54+printsize+22,0,my stri
ng buffer,0});
#endif
#ifdef LOGGING
    log item((log t) {PROFILING COMPLETED, FUNC PROJECT4,0,0,NULL,0});
    nooperation+=(uint32 t)retval;
#if defined(BBB) || defined(HOST)
void project4 profiler()
     /* TODO buildtime settings must be adjusted so that the heap can
support these regions (at least 1kB) */
     /* TODO refactor this code to be smaller */
     /\star TODO run with highest optimizations and lowest optimizations to
see difference */
     /* areas to copy and move to */
     uint8 t *area one = (uint8 t *) malloc(sizeof(uint8 t)*512);
     uint8 t *area two = area one+20;
    uint8 t* my string;
    uint8 t my string buffer[128];
    uint8 t my num buffer[32];
```

```
/* timer values */
     struct timespec start value;
     struct timespec end value;
      /*******
      /* MEMSET PROFILER */
      /***********
#ifdef LOGGING
    log item((log t) {PROFILING STARTED, FUNC PROJECT4,0,0,NULL,0});
#endif
      /* standard library */
      /* 10 bytes */
    my string = (uint8 t*) "Profiling the standard memset library with 10
bytes took ";
    my_memcpy(my_string,my_string_buffer,57);
     clock gettime(CLOCK MONOTONIC, &start value);
     memset(area one, '1', 10);
     clock gettime(CLOCK MONOTONIC, &end value);
     uint16 t len = my itoa((end value.tv nsec-
start value.tv nsec) *3/10, my num buffer, 10);
    my memcpy (my num buffer, my string buffer+57, len);
    my string = (uint8 t*) " clock cycles to run\r\n";
    my memcpy(my string, my string buffer+57+len, 22);
#ifdef LOGGING
log item((log t) {PROFILING RESULT, FUNC PROJECT4, 57+len+22, 0, my string buf
fer, 0 });
#endif
      /* 100 bytes */
    my string = (uint8 t*) "Profiling the standard memset library with 100
bytes took ";
    my memcpy(my string, my string buffer, 58);
     clock gettime(CLOCK MONOTONIC, &start value);
     memset(area one, '2', 100);
     clock gettime(CLOCK MONOTONIC, &end value);
     len = my_itoa((end_value.tv_nsec-
start_value.tv_nsec) *3/10, my_num_buffer, 10);
    my memcpy (my num buffer, my string buffer+58, len);
    my string = (uint8 t*)" clock cycles to run\r\n";
    my memcpy(my string, my string buffer+58+len, 22);
#ifdef LOGGING
log item((log t) {PROFILING RESULT, FUNC PROJECT4, 58+len+22, 0, my string buf
fer, 0 });
#endif
      /* my library */
     /* 10 bytes */
    my string = (uint8 t^*)"Profiling the custom memset function with 10
bytes took ";
    my memcpy (my string, my string buffer, 56);
     clock gettime(CLOCK MONOTONIC, &start value);
     my_memset(area_one, 10, '1');
     clock gettime(CLOCK MONOTONIC, &end value);
     len = my itoa((end value.tv nsec-
start value.tv nsec) *3/10, my num buffer, 10);
    my memcpy(my num buffer, my string buffer+56, len);
    my string = (uint8 t*)" clock cycles to run\r\n";
    my memcpy(my string, my string buffer+56+len, 22);
```

```
#ifdef LOGGING
```

```
log item((log t) {PROFILING RESULT, FUNC PROJECT4, 56+len+22, 0, my string buf
fer, 0 });
#endif
     /* 100 bytes */
    my string = (uint8 t^*)"Profiling the custom memset function with 100
bytes took ";
    my memcpy(my string, my string buffer, 57);
     clock gettime(CLOCK MONOTONIC, &start value);
     my memset(area one, 100, '2');
     clock gettime(CLOCK MONOTONIC, &end value);
     len = my itoa((end value.tv nsec-
start value.tv nsec) *3/10, my num buffer, 10);
    my memcpy(my num buffer, my string buffer+57, len);
    my string = (uint8 t*)" clock cycles to run\r\n";
    my_memcpy(my_string,my_string_buffer+57+len,22);
#ifdef LOGGING
log item((log t) {PROFILING RESULT, FUNC PROJECT4, 57+len+22, 0, my string buf
fer, 0 });
#endif
      /*********
     /* MEMMOVE PROFILER */
     /***********
     /* standard library */
     /* 10 bytes */
    my string = (uint8 t^*) "Profiling the standard memmove library with 10
bytes took ";
    my memcpy(my string, my string buffer, 58);
     clock gettime(CLOCK MONOTONIC, &start value);
     memmove (area one, area two, 10);
     clock gettime (CLOCK MONOTONIC, &end value);
     len = my itoa((end value.tv nsec-
start value.tv nsec) *3/10, my num buffer, 10);
    my memcpy(my num buffer, my string buffer+58, len);
    my_string = (uint8_t*)" clock cycles to run\r\n";
    my_memcpy(my_string,my_string_buffer+58+len,22);
#ifdef LOGGING
log item((log t){PROFILING RESULT,FUNC PROJECT4,58+len+22,0,my string buf
fer, 0 });
#endif
      /* 100 bytes */
    my_string = (uint8_t*)"Profiling the standard memmove library with
100 bytes took ";
    my memcpy(my string, my string buffer, 59);
     clock gettime(CLOCK MONOTONIC, &start value);
     memmove(area one, area two, 100);
     clock gettime(CLOCK MONOTONIC, &end value);
     len = my itoa((end value.tv nsec-
start value.tv nsec) *3/10, my num buffer, 10);
    my_memcpy(my_num_buffer,my_string_buffer+59,len);
    my string = (uint8 t*)" clock cycles to run\r\n";
    my_memcpy(my_string,my_string_buffer+59+len,22);
#ifdef LOGGING
log item((log t){PROFILING RESULT, FUNC PROJECT4, 59+len+22, 0, my string buf
fer, 0 });
```

```
#endif
      /* my library */
     /* 10 bytes */
    my string = (uint8 t^*)"Profiling the custom memmove function with 10
bytes took ";
    my memcpy(my string, my string buffer, 57);
     clock gettime(CLOCK MONOTONIC, &start value);
     my memmove (area one, area two, 10);
     clock gettime(CLOCK MONOTONIC, &end value);
     len = my itoa((end value.tv nsec-
start value.tv nsec) *3/10, my num buffer, 10);
    my_memcpy(my_num_buffer,my_string_buffer+57,len);
    my string = (uint8 t*)" clock cycles to run\r\n";
    my memcpy(my string, my string buffer+57+len, 22);
#ifdef LOGGING
log_item((log_t){PROFILING_RESULT,FUNC_PROJECT4,57+len+22,0,my_string_buf
fer, 0 });
#endif
     /* 100 bytes */
    my string = (uint8 t*)"Profiling the custom memmove function with 100
bytes took ";
    my memcpy(my string, my string buffer, 58);
     clock gettime(CLOCK MONOTONIC, &start value);
     my memmove (area one, area two, 100);
     clock gettime(CLOCK MONOTONIC, &end value);
     len = my itoa((end value.tv nsec-
start value.tv nsec) *3/10, my num buffer, 10);
    my memcpy(my num buffer, my string buffer+58, len);
    my string = (uint8 t*)" clock cycles to run\r\n";
    my memcpy(my string, my string buffer+58+len, 22);
#ifdef LOGGING
log item((log t){PROFILING RESULT, FUNC PROJECT4, 58+len+22, 0, my string buf
fer, 0 });
#endif
#ifdef LOGGING
    log item((log t) {PROFILING COMPLETED, FUNC PROJECT4,0,0,NULL,0});
#endif
#endif
/*
 * @file spi.c
 * @brief implementation of spi.h
 * spi read, write, send, and flush
   @author Seth Miers and Jake Cazden
   @date March 15, 2018
#include "spi.h"
#ifdef KL25Z
#include "MKL25Z4.h"
#endif
#ifdef BBB
#include <fcntl.h>
#include <unistd.h>
#include <sys/ioctl.h>
#include <linux/types.h>
```

```
#include <linux/spi/spidev.h>
#endif
/* TODO move chip enable to function in spi.c */
void SPI init()
#ifdef KL25Z
     /* TODO implement function */
     /* Enable the clock for the SPI */
     SIM SCGC5 |= SIM SCGC5 PORTD MASK;
     SIM SCGC4 |= SIM SCGC4 SPI0 MASK;
     /* configure output pins */
     PORTD PCR0 = PORT PCR MUX(1); /*CE*/
    GPIOD\_PDDR \mid = (1 << 0); /* set to output */
    GPIOD PSOR \mid = (1 << 0); /* set high (off) */
     PORTD PCR1 = PORT PCR MUX(2); /*SCLK*/
     PORTD PCR2 = PORT PCR MUX(2); /*MOSI*/
     PORTD PCR3 = PORT PCR MUX(2); /*MISO*/
     /*PORTD PCR5 = PORT PCR MUX(1); CSN*/
    /*GPIOD PDDR |= (1 << 5); set to output */
     /* set as master device: 0x10 */
     SPIO C1 = 0 \times 10;
     /* auto control CE */
     SPI0 C2 = 0 \times 00;
     /* set the baud rate divisor to 64 */
     SPI0 BR = 0 \times 0 A;
     /* enable spi */
     SPI0 C1 |= 0x40;
#endif
#ifdef BBB
     /* TODO implement function */
#endif
void SPI read byte(uint8 t * byte)
#ifdef KL25Z
     /* wait until empty*/
     while ((SPIO S & SPI S SPTEF MASK) != SPI S SPTEF MASK);
     SPI0 D = 0x00;
     /* wait until byte exists*/
     while((SPIO_S & SPI_S_SPRF_MASK) != SPI_S_SPRF_MASK);
     *byte = SPI0 D;
#endif
#ifdef BBB
     /* TODO implement function */
#endif
void SPI write byte(uint8 t byte)
#ifdef KL25Z
     /* wait until empty*/
     while ((SPIO S & SPI S SPTEF MASK) != SPI S SPTEF MASK);
     SPI0 D = byte;
     /* wait until byte exists in order to block*/
```

```
while((SPIO_S & SPI_S_SPRF_MASK) != SPI_S_SPRF_MASK);
     /* discard byte */
     byte = SPI0 D;
#endif
#ifdef BBB
     /* TODO implement function */
void SPI send packet(uint8 t * p, size_t length)
#ifdef KL25Z
     uint8 t i;
     for(i = 0; i < length; i++)
          SPI write byte(p[i]);
#endif
#ifdef BBB
    /* TODO implement function */
#endif
void SPI flush()
#ifdef KL25Z
     /* TODO implement function */
#endif
#ifdef BBB
     /* TODO implement function */
#endif
}
* *
                          MKL25Z128FM4
      Processors:
* *
                           MKL25Z128FT4
                           MKL25Z128LH4
* *
                           MKL25Z128VLK4
* *
* *
      Compilers:
                          Keil ARM C/C++ Compiler
* *
                           Freescale C/C++ for Embedded ARM
* *
                           GNU C Compiler
**
                           GNU C Compiler - CodeSourcery Sourcery G++
**
                           IAR ANSI C/C++ Compiler for ARM
* *
* *
     Reference manual: KL25P80M48SF0RM, Rev.3, Sep 2012
**
      Version:
                           rev. 2.5, 2015-02-19
**
      Build:
                           b150220
* *
      Abstract:
* *
          Provides a system configuration function and a global variable
          contains the system frequency. It configures the device and
initializes
         the oscillator (PLL) that is part of the microcontroller
device.
* *
      Copyright (c) 2015 Freescale Semiconductor, Inc.
**
      All rights reserved.
* *
      Redistribution and use in source and binary forms, with or without
modification,
```

```
**
       are permitted provided that the following conditions are met:
* *
* *
       o Redistributions of source code must retain the above copyright
notice, this list
        of conditions and the following disclaimer.
* *
**
       o Redistributions in binary form must reproduce the above
copyright notice, this
         list of conditions and the following disclaimer in the
documentation and/or
* *
        other materials provided with the distribution.
* *
**
       o Neither the name of Freescale Semiconductor, Inc. nor the names
of its
* *
         contributors may be used to endorse or promote products derived
from this
         software without specific prior written permission.
* *
       THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS "AS IS" AND
       ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED
* *
       WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE
       DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
* *
BE LIABLE FOR
       ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES
       (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES;
       LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON
       ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
TORT
* *
       (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS
* *
       SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* *
* *
                              www.freescale.com
       http:
**
       mail:
                              support@freescale.com
* *
**
       Revisions:
* *
       - rev. 1.0 (2012-06-13)
* *
           Initial version.
* *
       - rev. 1.1 (2012-06-21)
* *
           Update according to reference manual rev. 1.
* *
       - rev. 1.2 (2012-08-01)
* *
           Device type UARTLP changed to UARTO.
* *
       - rev. 1.3 (2012-10-04)
* *
           Update according to reference manual rev. 3.
* *
       - rev. 1.4 (2012-11-22)
* *
           MCG module - bit LOLS in MCG S register renamed to LOLSO.
* *
           NV registers - bit EZPORT DIS in NV FOPT register removed.
* *
       - rev. 1.5 (2013-04-05)
**
           Changed start of doxygen comment.
* *
       - rev. 2.0 (2013-10-29)
* *
           Register accessor macros added to the memory map.
* *
           Symbols for Processor Expert memory map compatibility added to
the memory map.
           Startup file for gcc has been updated according to CMSIS 3.2.
```

```
* *
     - rev. 2.1 (2014-07-16)
* *
         Module access macro module BASES replaced by module BASE PTRS.
* *
         System initialization and startup updated.
* *
     - rev. 2.2 (2014-08-22)
* *
        System initialization updated - default clock config changed.
**
     - rev. 2.3 (2014-08-28)
**
        Update of startup files - possibility to override DefaultISR
added.
     - rev. 2.4 (2014-10-14)
* *
         Interrupt INT LPTimer renamed to INT LPTMR0.
* *
     - rev. 2.5 (2015-02-19)
**
         Renamed interrupt vector LLW to LLWU.
/*!
* @file MKL25Z4
* @version 2.5
* @date 2015-02-19
* @brief Device specific configuration file for MKL25Z4 (implementation
file)
* Provides a system configuration function and a global variable that
* the system frequency. It configures the device and initializes the
oscillator
* (PLL) that is part of the microcontroller device.
#include <stdint.h>
#include "MKL25Z4.h"
/* -----
  -- Core clock
  ______
---- */
uint32 t SystemCoreClock = DEFAULT SYSTEM CLOCK;
  -- SystemInit()
  ______
---- */
void SystemInit (void) {
#if (DISABLE WDOG)
 /* SIM COPC: COPT=0, COPCLKS=0, COPW=0 */
 SIM->COPC = (uint32 t)0x00u;
#endif /* (DISABLE WDOG) */
#ifdef CLOCK SETUP
 if((RCM->SRS0 & RCM SRS0 WAKEUP MASK) != 0x00U)
   if((PMC->REGSC & PMC REGSC ACKISO MASK) != 0x00U)
   {
```

System initialization updated.

**

```
PMC->REGSC |= PMC REGSC ACKISO MASK; /* Release hold with ACKISO:
Only has an effect if recovering from VLLSx.*/
   }
  /* Power mode protection initialization */
#ifdef SYSTEM SMC PMPROT VALUE
  SMC->PMPROT = SYSTEM SMC PMPROT VALUE;
#endif
  /* System clock initialization */
  /* Internal reference clock trim initialization */
#if defined(SLOW TRIM ADDRESS)
 if ( *((uint8 t*)SLOW TRIM ADDRESS) != 0xFFU) {
/* Skip if non-volatile flash memory is erased */
   MCG->C3 = *((uint8 t*)SLOW TRIM ADDRESS);
  #endif /* defined(SLOW TRIM ADDRESS) */
  #if defined(SLOW FINE TRIM ADDRESS)
   MCG->C4 = (MCG->C4 & \sim (MCG C4 SCFTRIM MASK)) | ((*(uint8 t*)
SLOW FINE TRIM ADDRESS)) & MCG C4 SCFTRIM MASK);
  #endif
  #if defined(FAST TRIM ADDRESS)
    MCG->C4 = (MCG->C4 \& \sim (MCG C4 FCTRIM MASK)) | ((*(uint8 t*)
FAST TRIM ADDRESS)) & MCG C4 FCTRIM MASK);
  #endif
#if defined(SLOW TRIM ADDRESS)
  #endif /* defined(SLOW TRIM ADDRESS) */
  /\star Set system prescalers and clock sources \star/
  SIM->CLKDIV1 = SYSTEM SIM CLKDIV1 VALUE; /* Set system prescalers */
  SIM->SOPT1 = ((SIM->SOPT1) & (uint32 t)(~(SIM SOPT1 OSC32KSEL MASK))) |
((SYSTEM SIM SOPT1 VALUE) & (SIM SOPT1 OSC32KSEL MASK)); /* Set 32 kHz
clock source (ERCLK32K) */
  SIM->SOPT2 = ((SIM->SOPT2) & (uint32 t)(~(SIM SOPT2 PLLFLLSEL MASK))) |
((SYSTEM SIM SOPT2 VALUE) & (SIM SOPT2 PLLFLLSEL MASK)); /* Selects the
high frequency clock for various peripheral clocking options. */
  SIM->SOPT2 = ((SIM->SOPT2) & (uint32_t)(~(SIM_SOPT2_TPMSRC_MASK))) |
((SYSTEM_SIM_SOPT2_VALUE) & (SIM_SOPT2_TPMSRC_MASK)); /* Selects the
clock source for the TPM counter clock. */
#if ((MCG MODE == MCG MODE FEI) || (MCG MODE == MCG MODE FBI) ||
(MCG MODE == MCG MODE BLPI))
  /* Set MCG and OSC */
#if ((((SYSTEM OSCO CR VALUE) & OSC CR ERCLKEN MASK) != 0x00U) ||
(((SYSTEM_MCG_C5_VALUE) & MCG_C5_PLLCLKENO_MASK) != 0x00U))
  /* SIM SCGC5: PORTA=1 */
  SIM SCGC5 |= SIM SCGC5 PORTA MASK;
  /* PORTA PCR18: ISF=0,MUX=0 */
  PORTA PCR18 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK |
PORT PCR MUX(0x07));
  if (((SYSTEM MCG C2 VALUE) & MCG C2 EREFSO MASK) != 0x000) {
  /* PORTA PCR19: ISF=0,MUX=0 */
  PORTA PCR19 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK |
PORT PCR MUX(0 \times 0.7));
 }
#endif
 MCG->SC = SYSTEM MCG SC VALUE;
                                      /* Set SC (fast clock internal
reference divider) */
 MCG->C1 = SYSTEM MCG C1 VALUE;
                                      /* Set C1 (clock source selection,
FLL ext. reference divider, int. reference enable etc.) */
```

```
/* Check that the source of the FLL reference clock is the requested
  if (((SYSTEM MCG C1 VALUE) & MCG C1 IREFS MASK) != 0x00U) {
   while ((MCG->S & MCG S IREFST MASK) == 0 \times 000) {
  } else {
    while((MCG->S & MCG S IREFST MASK) != 0x00U) {
 MCG->C2 = (SYSTEM_MCG_C2_VALUE) & (uint8 t)(~(MCG C2 LP MASK)); /* Set
C2 (freq. range, ext. and int. reference selection etc.; low power bit is
set later) */
 MCG->C4 = ((SYSTEM MCG C4 VALUE) & (uint8 t)(~(MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK))) | (MCG->C4 & (MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK)); /* Set C4 (FLL output; trim values not changed) */
  OSCO->CR = SYSTEM OSCO CR VALUE; /* Set OSC CR (OSCERCLK enable,
oscillator capacitor load) */
  #if (MCG MODE == MCG MODE BLPI)
  /* BLPI specific */
 MCG->C2 \mid = (MCG C2 LP MASK);
                                      /* Disable FLL and PLL in bypass
mode */
  #endif
#else /* MCG MODE */
  /* Set MCG and OSC */
  /* SIM SCGC5: PORTA=1 */
  SIM SCGC5 |= SIM SCGC5 PORTA MASK;
  /* PORTA PCR18: ISF=0, MUX=0 */
  PORTA PCR18 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK |
PORT PCR MUX(0x07));
  if (((SYSTEM MCG C2 VALUE) & MCG C2 EREFSO MASK) != 0x00U) {
  /* PORTA PCR19: ISF=0, MUX=0 */
  PORTA PCR19 &= (uint32 t)~(uint32 t)((PORT PCR ISF MASK |
PORT PCR MUX(0x07));
 MCG->SC = SYSTEM MCG SC VALUE;
                                      /* Set SC (fast clock internal
reference divider) */
 MCG->C2 = (SYSTEM_MCG_C2_VALUE) & (uint8_t)(~(MCG_C2_LP_MASK)); /* Set
C2 (freq. range, ext. and int. reference selection etc.; low power bit is
set later) */
  OSCO->CR = SYSTEM OSCO CR VALUE;
                                      /* Set OSC CR (OSCERCLK enable,
oscillator capacitor load) */
  #if (MCG MODE == MCG MODE PEE)
  MCG->C1 = (SYSTEM MCG C1 VALUE) | MCG C1 CLKS(0x02); /* Set C1 (clock
source selection, FLL ext. reference divider, int. reference enable etc.)
- PBE mode*/
  #else
 MCG->C1 = SYSTEM_MCG_C1 VALUE;
                                      /* Set C1 (clock source selection,
FLL ext. reference divider, int. reference enable etc.) */
  if (((SYSTEM MCG C2 VALUE) & MCG C2 EREFSO MASK) != 0x00U) {
    while ((MCG->S & MCG S OSCINITO MASK) == 0 \times 000) { /* Check that the
oscillator is running */
  /* Check that the source of the FLL reference clock is the requested
one. */
  if (((SYSTEM MCG C1 VALUE) & MCG C1 IREFS MASK) != 0x00U) {
    while ( (MCG->S & MCG & S & IREFST & MASK) == 0x00U) {
    }
```

```
} else {
    while ((MCG->S & MCG S IREFST MASK) != 0x00U) {
 MCG->C4 = ((SYSTEM MCG C4 VALUE) & (uint8 t)(~(MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK))) | (MCG->C4 & (MCG C4 FCTRIM MASK |
MCG C4 SCFTRIM MASK)); /* Set C4 (FLL output; trim values not changed) */
#endif /* MCG MODE */
  /* Common for all MCG modes */
 /* PLL clock can be used to generate clock for some devices regardless
of clock generator (MCGOUTCLK) mode. */
 MCG->C5 = (SYSTEM MCG C5 VALUE) & (uint8 t) (~(MCG C5 PLLCLKEN0 MASK));
/* Set C5 (PLL settings, PLL reference divider etc.) */
 MCG->C6 = (SYSTEM MCG C6 VALUE) & (uint8 t)~(MCG C6 PLLS MASK); /* Set
C6 (PLL select, VCO divider etc.) */
  if ((SYSTEM MCG C5 VALUE) & MCG C5 PLLCLKENO MASK) {
   MCG->C5 |= MCG C5 PLLCLKENO MASK; /* PLL clock enable in mode other
than PEE or PBE */
  /* BLPE, PEE and PBE MCG mode specific */
#if (MCG MODE == MCG MODE BLPE)
 MCG->C2 \mid = (MCG C2 LP MASK);
                                      /* Disable FLL and PLL in bypass
mode */
#elif ((MCG MODE == MCG MODE_PBE) || (MCG_MODE == MCG_MODE_PEE))
  MCG->C6 \mid = (MCG C6 PLLS MASK);
                                       /* Set C6 (PLL select, VCO divider
etc.) */
  while ((MCG->S & MCG S LOCKO MASK) == 0x00U) { /* Wait until PLL is
locked*/
  #if (MCG MODE == MCG MODE PEE)
 MCG->C1 &= (uint8 t)~(MCG C1 CLKS MASK);
  #endif
#endif
#if ((MCG MODE == MCG MODE FEI) || (MCG MODE == MCG MODE FEE))
 while ((MCG->S & MCG_S_CLKST MASK) !=\overline{0}x00U) { /* Wait until output of
the FLL is selected */
  /* Use LPTMR to wait for 1ms for FLL clock stabilization */
  SIM SCGC5 |= SIM SCGC5 LPTMR MASK; /* Alow software control of LPMTR
  LPTMR0->CMR = LPTMR CMR COMPARE(0); /* Default 1 LPO tick */
  LPTMR0->CSR = (LPTMR_CSR TCF MASK | LPTMR CSR TPS(0x00));
  LPTMR0->PSR = (LPTMR PSR PCS(0x01) | LPTMR PSR PBYP MASK); /* Clock
source: LPO, Prescaler bypass enable */
  LPTMRO->CSR = LPTMR CSR TEN MASK; /* LPMTR enable */
  while ((LPTMR0 CSR & LPTMR CSR TCF MASK) == 0u) {
 LPTMR0 CSR = 0 \times 00;
                                       /* Disable LPTMR */
  SIM SCGC5 &= (uint32 t)~(uint32 t)SIM SCGC5 LPTMR MASK;
#elif ((MCG MODE == MCG MODE FBI) || (MCG MODE == MCG MODE BLPI))
  while((MCG->S & MCG_S_CLKST_MASK) != 0x04U) { /* Wait until internal
reference clock is selected as MCG output */
#elif ((MCG MODE == MCG MODE FBE) || (MCG MODE == MCG MODE PBE) ||
(MCG MODE == MCG MODE BLPE))
  while((MCG->S & MCG S CLKST MASK) != 0x08U) { /* Wait until external
reference clock is selected as MCG output */
```

```
}
#elif (MCG MODE == MCG_MODE_PEE)
 while((MCG->S & MCG_S_CLKST_MASK) != 0x0CU) { /* Wait until output of
the PLL is selected */
 }
#endif
#if (((SYSTEM SMC PMCTRL VALUE) & SMC PMCTRL RUNM MASK) == (0x02U <<
SMC PMCTRL RUNM SHIFT))
  SMC->PMCTRL = (uint8 t) ((SYSTEM SMC PMCTRL VALUE) &
(SMC_PMCTRL_RUNM_MASK)); /* Enable VLPR mode */
 while (SMC->PMSTAT != 0x04U) { /* Wait until the system is in
VLPR mode */
 }
#endif
  /* PLL loss of lock interrupt request initialization */
  if (((SYSTEM_MCG_C6_VALUE) & MCG_C6_LOLIE0_MASK) != 0U) {
   NVIC EnableIRQ(MCG IRQn); /* Enable PLL loss of lock
interrupt request */
 }
#endif
  -- SystemCoreClockUpdate()
  ______
---- */
void SystemCoreClockUpdate (void) {
                                    /* Variable to store output clock
 uint32 t MCGOUTClock;
frequency of the MCG module */
 uint16 t Divider;
  if ((MCG->C1 & MCG C1 CLKS MASK) == 0x00U) {
    /* Output of FLL or PLL is selected */
    if ((MCG->C6 \& MCG C6 PLLS MASK) == 0x00U) {
     /* FLL is selected */
     if ((MCG->C1 & MCG_C1_IREFS_MASK) == 0x00U) {
       /* External reference clock is selected */
       MCGOUTClock = CPU XTAL CLK HZ; /* System oscillator drives MCG
clock */
       if ((MCG->C2 & MCG C2 RANGEO MASK) != 0x00U) {
         switch (MCG->C1 & MCG C1 FRDIV MASK) {
         case 0x38U:
           Divider = 1536U;
           break;
         case 0x30U:
           Divider = 1280U;
           break;
           Divider = (uint16 t) (32LU << ((MCG->C1 & MCG C1 FRDIV MASK)
>> MCG C1 FRDIV SHIFT));
          break;
         }
        } else {/* ((MCG->C2 & MCG C2 RANGE MASK) != 0x00U) */
         Divider = (uint16 t)(1LU << ((MCG->C1 & MCG C1 FRDIV MASK) >>
MCG C1 FRDIV SHIFT));
       }
```

```
MCGOUTClock = (MCGOUTClock / Divider); /* Calculate the divided
FLL reference clock */
      } else { /* (!(MCG->C1 & MCG C1 IREFS MASK) == 0 \times 00 \times 00 \times 10^{-5}
       MCGOUTClock = CPU INT SLOW CLK HZ; /* The slow internal reference
clock is selected */
      /* Select correct multiplier to calculate the MCG output clock */
      switch (MCG->C4 & (MCG C4 DMX32 MASK | MCG C4 DRST DRS MASK)) {
        case 0x00U:
          MCGOUTClock *= 640U;
          break;
        case 0x20U:
          MCGOUTClock *= 1280U;
          break;
        case 0x40U:
          MCGOUTClock *= 1920U;
          break:
        case 0x60U:
          MCGOUTClock *= 2560U;
          break;
        case 0x80U:
         MCGOUTClock *= 732U;
          break;
        case 0xA0U:
          MCGOUTClock *= 1464U;
          break:
        case 0xC0U:
          MCGOUTClock *= 2197U;
          break;
        case 0xE0U:
          MCGOUTClock *= 2929U;
          break;
        default:
          break;
    } else { /* (!((MCG->C6 & MCG C6 PLLS MASK) == 0x00U)) */
      /* PLL is selected */
      Divider = (((uint16_t)MCG->C5 & MCG_C5 PRDIV0 MASK) + 0x01U);
      MCGOUTClock = (uint32 t) (CPU XTAL CLK HZ / Divider); /* Calculate
the PLL reference clock */
      Divider = (((uint16 t)MCG->C6 & MCG C6 VDIV0 MASK) + 24U);
      MCGOUTClock *= Divider;
                                      /* Calculate the MCG output clock
    /* (!((MCG->C6 & MCG C6 PLLS MASK) == 0x00U)) */
  } else if ((MCG->C1 \& MC\overline{G} C\overline{1} CLK\overline{S} MASK) == 0x40U) {
    /* Internal reference clock is selected */
    if ((MCG->C2 \& MCG C2 IRCS MASK) == 0x00U) {
      MCGOUTClock = CPU INT SLOW CLK HZ; /* Slow internal reference clock
selected */
    } else { /* (!((MCG->C2 & MCG C2 IRCS MASK) == 0x00U)) */
     Divider = (uint16 t) (0x01LU << ((MCG->SC & MCG SC FCRDIV MASK) >>
MCG SC FCRDIV SHIFT));
     MCGOUTClock = (uint32 t) (CPU INT FAST CLK HZ / Divider); /* Fast
internal reference clock selected */
    } else if ((MCG->C1 \& MC\overline{G} C\overline{1} CLK\overline{S} MASK) == 0x80U) {
    /* External reference clock is selected */
    MCGOUTClock = CPU XTAL CLK HZ;
                                      /* System oscillator drives MCG
clock */
  } else { /* (!(MCG->C1 & MCG C1 CLKS MASK) == 0x80U)) */
```

```
/* Reserved value */
   return;
  SystemCoreClock = (MCGOUTClock / (0x01U + ((SIM->CLKDIV1 & 
SIM CLKDIV1 OUTDIV1 MASK) >> SIM CLKDIV1 OUTDIV1 SHIFT)));
 /**
 * @file uart.c
 * @brief implementation of uart.h
 * this file implements uart.h, implementing interrupt functions for the
 * UART communication system
 * @author Seth Miers and Jake Cazden
 * @date March 04, 2018
 * /
#include "uart.h"
#include "circbuf.h" /* so we can use the circular buffer in our uart */
#include<stdlib.h>
#if defined(PROJECT4)
#include "logger.h"
#include "logger queue.h"
volatile uint8 t step;
volatile uint8 t* dataptr;
volatile uint16 t datacounter;
#endif
#ifdef KL25Z
#include "MKL25Z4.h"
#endif
extern CB t* recieve buffer;
#if defined(PROJECT1)||defined(PROJECT2)||defined(PROJECT3)
extern CB t* transmit_buffer;
#endif
#if defined(PROJECT4)
extern LQ t* log buffer;
extern log t* activeTransfer;
#endif
UART e UART configure()
    /* set PTE0/PTE20/PTA2/PTA14/PTB17/PTD7 to UART1_TX (i think it
should be UARTO) */
    /* set PTE1/PTE21/PTA1/PTA15/PTB16/PTD6 to UART1 RX */
    /*turn on PORTA clocking with SIM SCGC5 bit 9 (PORTA) (this may be
active already)
    * thereby allowing pin manipulation*/
    SIM SCGC5 |= SIM SCGC5 PORTA MASK;
    /*set PTA1 to ALT2, PTA2 to ALT2 using PORTA PCR1, PORTA PCR2
    * PORTA PCR1[IRQC] = 0000; - no innterrupt from the pins directly
    * PORTA PCR2[IRQC] = 0000; - no innterrupt from the pins directly
     * PORTA PCR1[MUX] = 010; - ALT 2
     * PORTA PCR2[MUX] = 010; - ALT 2
```

```
* thereby clearing the lines for UARTO*/
                   PORT PCR ISF (CLEAR PCR ISF)
    PORTA PCR1 =
                    | PORT_PCR_IRQC (DISABLE_PCR_IRQC)
                    | PORT PCR MUX (PCR MUX ALT2);
                    PORT PCR ISF (CLEAR PCR ISF)
    PORTA PCR2 =
                    | PORT PCR IRQC (DISABLE PCR IRQC)
                    | PORT PCR MUX (PCR MUX ALT2);
    /*set UARTO clock source with SIM SOPT2
     * pins 27-26 (UARTOSRC) = 01 for FLL select
     * pin 16 (PLLFLLSEL) = 0 for MCGFLLCLK (no division by 2)*/
    SIM SOPT2 &= ~SIM SOPT2 UARTOSRC(SIM SOPT2 UARTOSRC CLEAR);/*clear
UARTOSRC bits*/
    SIM SOPT2 |= SIM SOPT2 UARTOSRC(SIM SOPT2 UARTOSRC MCGIRCLK);/*set
UARTOSRC bits*/
    /*SIM SOPT2 &= ~SIM SOPT2 PLLFLLSEL(SIM SOPT2 PLLFLLSEL CLEAR); clear
PLLFLLSEL*/
    /*SIM SOPT2 |= SIM SOPT2 PLLFLLSEL(SIM SOPT2 PLLFLLSEL FLLSRC); set
PLLFLLSEL to 0*/
    MCG C1 |= MCG C1 IRCLKEN (MCG C1 IRCLKEN ENABLED);
    MCG C2 |= MCG C2 IRCS (MCG C2 IRCS FAST);
    MCG SC &= ~MCG SC FCRDIV (MCG C2 FCRDIV CLEAR);
    MCG SC |= MCG SC FCRDIV (MCG C2 FCRDIV NODIVISION);
    /*choose UARTO tx and rx source with SIM SOPT5
     * pin 2 = 0 for UARTO RX pin (UARTORXSRC)
     * pin 1-0 = 00 for UART TX pin (UARTOTXSRC) */
    SIM SOPT5 &=
~SIM SOPT5 UARTORXSRC(SIM SOPT5 UARTORXSRC CLEAR);/*clear UARTORXSRC
bits*/
    SIM SOPT5 |= SIM SOPT5 UARTORXSRC(SIM SOPT5 UARTORXSRC RXPIN); /*set
UARTORXSRC bits to 0*/
    SIM SOPT5 &=
~SIM SOPT5 UARTOTXSRC(SIM SOPT5 UARTOTXSRC CLEAR);/*clear UARTOTXSRC*/
    SIM SOPT5 |= SIM SOPT5 UARTOTXSRC(SIM SOPT5 UARTOTXSRC TXPIN);/*set
UARTOTXSRC to 0*/
    /*enable clock to UARTO with SIM SCGC4
    * pin 10 (UARTO) =1 to activate clock gate*/
    SIM SCGC4 |= SIM SCGC4 UARTO MASK; /*set UARTO to recieve clocking*/
    UARTO C4 |= UARTO C4 OSR (UARTO C4 OSR SAMPLERATE);
    /*set uart0 baud rate high register
    * LBKDIE = 0, we arent using this interrupt
     * RXEDGIE = 0, we arent using this interrupt
     * SBNS = 0, 1 stop bit desired
    * SBR = (5 highest bits of baud rate)*/
    UARTO BDH = UARTO BDH LBKDIE (UARTO BDH LBKDIE DISABLE)
                | UARTO BDH RXEDGIE (UARTO BDH RXEDGIE DISABLE)
                | UARTO BDH SBNS (UARTO BDH SBNS SINGLESTOPBIT)
                |UARTO BDH SBR((CALCULATED BAUD MASK &
SBR HIGHMASK)>>UARTO BDL SBR WIDTH);
    /*set uart0 baud rate low register
    * SBR = (8 lower bits of baud rate)*/
    UARTO BDL = UARTO BDL SBR(CALCULATED BAUD MASK&SBR LOWMASK);
    /*set uart0 control 1 register
```

```
* DOZEEN = 0 - UART enabled in wait mode (doesnt really matter)
     * RSRC = 0 - meaningless when LOOPS=0
     * M = 0 - use 8 bit transmission
     * WAKE = 0 - meaningless because RWU is 0
    * ILT = 1 - idle character count starts after stopbit
    * PE = 0 - parity disabled
    * PT = 0 - even parity (meaningless)
    * */
    UARTO C1 =
               UARTO C1 LOOPS (UARTO C1 LOOPS NORMALOPERATION)
                | UARTO C1 DOZEEN (UARTO C1 DOZEEN ENABLED)
                |UARTO_C1_RSRC(UARTO_C1_RSRC_DEFAULT)
                |UARTO C1 M(UARTO C1 M 8BIT)
                |UARTO C1 WAKE (UARTO C1 WAKE DEFAULT)
                |UARTO_C1_ILT(UARTO_C1_ILT_AFTERSTOP)
                | UARTO C1 PE (UARTO C1 PE NOPARITY)
                |UARTO_C1_PT(UARTO_C1_PT_DEFAULTPARTIY);
    /*set uart0 control 2 register
     * TIE = 0, using TCIE interrupt for transmit complete
    * TCIE = 1, transmit complete interupt *is* enabled (when Transmit
Complete=1)
    * RIE = 1, reciever interrupt *is* enabled (when Recieve data
register full=1)
     * ILIE = 0, dont care about idle line interrupt
    * TE = 0, transmitter disabled during setup
    * RE = 0, reciever disabled during setup
    * RWU = 0, normal operation
    * SBK = 0, dont send break character
    * */
                UARTO C2 TIE (UARTO C2 TIE DISABLED)
    UARTO C2 =
                | UARTO C2 TCIE (UARTO C2 TCIE DISABLED)
                | UARTO C2 RIE (UARTO C2 RIE ENABLED)
                |UARTO C2 ILIE (UARTO C2 TLIE DISABLED)
                |UARTO C2 TE (UARTO C2 TE DISABLED)
                |UARTO C2 RE (UARTO C2 RE DISABLED)
                |UARTO_C2_RWU(UARTO_C2_RWU_NOWAKEUP)
                |UARTO_C2_SBK(UARTO_C2_SBK_NOBREAK);
    /*register uart0 irqhandler with NVIC*/
    /*should be done by having the samem symbol name UARTO IRQHandler*/
    /*enable specific UARTO IRQ in NVIC
    * NVIC ISER (interrupt set enable register)
    * or NVIC_EnableIRQ(IRQn_Type IRQn)*/
    NVIC ClearPendingIRQ(UARTO IRQn);
    NVIC EnableIRQ(UARTO IRQn);
    /*enable general NVIC interrupts
    * enable irq
     * cpsie/cpsid lowest bit, i think*/
    enable irq();
    /* initialize the buffers */
    CB e bufferinitreturn1 = CB init(recieve buffer, BUFFER LENGTH);
#if defined(PROJECT1)||defined(PROJECT2)||defined(PROJECT3)
    CB e bufferinitreturn2 = CB init(transmit buffer, BUFFER LENGTH);
#endif/*the log buffer gets initialized in the logger code*/
```

* LOOPS = 0 - no looback

```
/*turn on UARTO transmit and recieve
    * UARTO C2[TE]=1
     * UARTO C2[RE]=1;
    UARTO C2 |= UARTO C2 TE (UARTO C2 TE ENABLED) /* this will be turned on
as needed*/
                |UARTO C2 RE (UARTO C2 RE ENABLED);
#if defined(PROJECT1)||defined(PROJECT2)||defined(PROJECT3)
    if(bufferinitreturn1 != SUCCESS || bufferinitreturn2 !=SUCCESS)
        return UART FAILURE;
#endif
#if defined(PROJECT4)
    if (bufferinitreturn1 != SUCCESS)
        return UART FAILURE;
#endif
   return UART SUCCESS;
}
UART e UART send(uint8 t *data)
    if (data==NULL)
    {
       return UART FAILURE;
    uint8 t transmitenabledflag;
    uint8 t transmitinterruptenabledflag;
    if(UARTO C2 & UARTO C2 TCIE MASK)/*check if transmit interrupt is
enabled*/
        transmitinterruptenabledflag=1;/*save initial state*/
        UARTO C2 &= ~UARTO C2 TCIE(UARTO C2 TCIE ENABLED);/*disable if
not off*/
    }
    else
        transmitinterruptenabledflag=0;/*save initial state*/
    if(UARTO C2 & UARTO C2 TE MASK)/*check if transmit is enabled*/
        transmitenabledflag=1;/*save initial state*/
    }
    else
        transmitenabledflag=0;/*save initial state*/
        UARTO C2 |= UARTO C2 TE (UARTO C2 TE ENABLED); /*enable if off*/
    UARTO D = *data;/*push data into UARTO D register*/
    while(((UARTO S1 &
UARTO S1 TC MASK) >> UARTO S1 TC SHIFT) == UARTO S1 TC ACTIVE); /*block on
transmit*/
    if(!transmitenabledflag)
    { /*restore transmit state*/
```

```
UARTO C2 &= ~UARTO C2 TE(UARTO C2 TE ENABLED);
    if(transmitinterruptenabledflag)
    { /*restore transmit interrupt state*/
        UARTO C2 |= UARTO C2 TCIE (UARTO C2 TCIE ENABLED);
    return UART SUCCESS;
}
UART e UART send n(uint8 t *data, size t num bytes)
    if (data==NULL)
        return UART FAILURE;
    if (num bytes==0)
        return UART SUCCESS;
    uint8 t transmitenabledflag;
    uint8 t transmitinterruptenabledflag;
    if(UARTO C2 & UARTO C2 TCIE MASK)/*check if transmit interrupt is
enabled*/
        transmitinterruptenabledflag=1;/*save initial state*/
        UARTO C2 &= ~UARTO C2 TCIE(UARTO C2 TCIE ENABLED);/*disable if
not off*/
    }
    else
        transmitinterruptenabledflag=0;/*save initial state*/
    if(UARTO C2 & UARTO C2 TE MASK)/*check if transmit is enabled*/
        transmitenabledflag=1;/*save initial state*/
    else
        transmitenabledflag=0;/*save initial state*/
        UARTO C2 |= UARTO C2 TE (UARTO C2 TE ENABLED); /*enable if off*/
    size t i = 0;
    for(\(\overline{i}=0\);i<num bytes;i++)</pre>
    {/*block here and transmit all the data using UART send*/
        UARTO D = *(data+i);/*push data into UARTO D register*/
        while(((UARTO S1 &
UARTO S1 TC MASK)>>UARTO S1 TC SHIFT) == UARTO S1 TC ACTIVE); /*block on
transmit*/
    }
    if(!transmitenabledflag)
    { /*restore transmit state*/
       UARTO C2 &= ~UARTO C2 TE (UARTO C2 TE ENABLED);
    if(transmitinterruptenabledflag)
    { /*restore transmit interrupt state*/
        UARTO C2 |= UARTO C2 TCIE (UARTO C2 TCIE ENABLED);
    return UART SUCCESS;
```

```
}
UART e UART recieve(uint8 t *data)
    if (data==NULL)
       return UART FAILURE;
    uint8 t recieveenabledflag;
    uint8 t recieveinterruptenabledflag;
    if(UARTO C2 & UARTO C2 RIE MASK)/*check if reciever interrupt is
enabled*/
        recieveinterruptenabledflag=1;/*save initial state*/
        UARTO C2 &= ~UARTO C2 RIE (UARTO C2 RIE ENABLED); /*disable if not
off*/
    else
        recieveinterruptenabledflag=0;/*save initial state*/
    if(UARTO C2 & UARTO C2 RE MASK)/*check if recieve is enabled*/
        recieveenabledflag=1;/*save initial state*/
    }
    else
    {
        recieveenabledflag=0;/*save initial state*/
        UARTO C2 |= UARTO C2 RE (UARTO C2 RE ENABLED); /*enable if off*/
    }
    while(((UARTO S1 &
UARTO S1 RDRF MASK)>>UARTO S1 RDRF SHIFT) == UARTO S1 RDRF EMPTY);/*block
on recieve*/
    *data = UARTO D;/*read from UARTO D into data*/
    if(!recieveenabledflag)
    { /*restore recieve state to disabled if necessary*/
       UARTO C2 &= ~UARTO C2 RE (UARTO C2 RE ENABLED);
    if(recieveinterruptenabledflag)
    { /*restore recieve interrupt state to enabled if necessary*/
        UARTO C2 |= UARTO C2 RIE (UARTO C2 RIE ENABLED);
    return UART SUCCESS;
}
UART e UART recieve n(uint8 t *data, size t num bytes)
    if (data==NULL)
        return UART FAILURE;
    if(num bytes==0)
       return UART SUCCESS;
    uint8 t recieveenabledflag;
    uint8 t recieveinterruptenabledflag;
```

```
if(UARTO C2 & UARTO C2 RIE MASK)/*check if reciever interrupt is
enabled*/
    {
        recieveinterruptenabledflag=1;/*save initial state*/
        UARTO C2 &= ~UARTO C2 RIE (UARTO C2 RIE ENABLED); /*disable if not
off*/
    else
    {
        recieveinterruptenabledflag=0;/*save initial state*/
    if(UARTO C2 & UARTO C2 RE MASK)/*check if recieve is enabled*/
        recieveenabledflag=1;/*save initial state*/
    }
    else
        recieveenabledflag=0;/*save initial state*/
        UARTO C2 |= UARTO C2 RE (UARTO C2 RE ENABLED); /*enable if off*/
    size t i = 0;
    for(i=0;i<num bytes;i++);</pre>
        while(((UARTO S1 &
UARTO S1 RDRF MASK)>>UARTO S1 RDRF SHIFT) == UARTO S1 RDRF EMPTY);/*block
on recieve*/
        *(data+i) = UARTO D;/*read from UARTO D into data*/
    if(!recieveenabledflag)
    { /*restore recieve state to disabled if necessary*/
        UARTO_C2 &= ~UARTO_C2_RE(UARTO C2 RE ENABLED);
    if (recieveinterruptenabledflag)
    { /*restore recieve interrupt state to enabled if necessary*/
        UARTO C2 |= UARTO C2 RIE (UARTO C2 RIE ENABLED);
    return UART SUCCESS;
}
void UARTO IRQHandler()
#if defined(PROJECT1)||defined(PROJECT2)||defined(PROJECT3)
    if(((UARTO S1 &
UARTO S1 RDRF MASK)>>UARTO S1 RDRF SHIFT) == UARTO S1 RDRF FULL)
        volatile uint8 t sink = UART0 D;
        if(((UARTO S1 &
UARTO S1 TC MASK)>>UARTO S1 TC SHIFT) == UARTO S1 TC IDLE)
        UARTO D = sink;
    else if(transmit buffer!=NULL)
        CB buffer add item(transmit buffer, sink);
                UARTO C2 |= (UARTO C2 TIE (UARTO C2 TIE ENABLED));
    }
        if(recieve buffer!=NULL)
        {/*discard the data to clear the flag*/
```

```
CB buffer add item(recieve buffer, sink);
        sink=0;
    if(((UART0 S1 &
UARTO S1 TDRE MASK)>>UARTO S1 TDRE SHIFT) == UARTO S1 TDRE EMPTY)
        CB e ret = EMPTY;
        uint8 t temp;
        if(transmit buffer!=NULL)
            ret = CB buffer remove item(transmit buffer, &temp);
            UARTO D = temp;
        }
        if(ret==EMPTY)
            UARTO_C2 &= ~(UARTO_C2_TIE(UARTO_C2_TIE_ENABLED));
    NVIC ClearPendingIRQ(UARTO IRQn);
#endif
#if defined(PROJECT4)
    if(((UART0 S1 &
UARTO S1 RDRF MASK)>>UARTO S1 RDRF SHIFT)==UARTO S1 RDRF FULL)
        volatile uint8 t sink = UART0 D;
        if(recieve buffer!=NULL)
        {/*discard the data to clear the flag*/
            CB buffer add item(recieve buffer, sink);
        }
        sink=0;
    if(((UARTO S1 &
UARTO S1 TDRE MASK)>>UARTO S1 TDRE SHIFT) == UARTO S1 TDRE EMPTY)
        LQ e ret = LOGQUEUE EMPTY;
        if(log buffer!=NULL)
        if(activeTransfer==NULL)
            /*if there's no active transfer, start one
             * by pulling a new log t from the queue*/
            step=0;
            datacounter=0;
                         ret = LQ buffer remove item(log buffer,
&activeTransfer);
        }
        if (activeTransfer!=NULL)
        {/*if there's an active transfer, step through the transfer
process*/
            ret = LOGQUEUE SUCCESS;
            switch(step)/*switch on how far through the struct transfer
you are*/
                case 0:/*step 0, transfer log ID*/
                    step++;
                    UARTO D = activeTransfer->LogID;
                case 1:/*step 1, transfer module ID*/
                    step++;
```

```
break;
                case 2:/*step 2, 2 byte sequence to transfer log length*/
                    if(datacounter==0)
                    /*set up continuous pointer
                     * to current location in multibyte data*/
                        dataptr=(uint8 t*)(&activeTransfer->LogLength);
                    if(datacounter<1)</pre>
                    /*increment through multibyte data on
                     * successive interrupts*/
                        UARTO D = *(dataptr++);
                        datacounter++;
                    else if(datacounter>=1)
                    /*on the last byte, increment to the next step
                     * and return the tracking counter to zero for
                     * the next piece of multibyte information*/
                        UART0 D=*dataptr;
                        datacounter=0;
                        step++;
                    }
                    break;
                case 3:/*step 3, 4 byte sequence to transfer timestamp*/
                    if(datacounter==0)
                    /*set up continuous pointer
                     * to current location in multibyte data*/
                        dataptr=(uint8 t*)(&activeTransfer->Timestamp);
                    if (datacounter<3)
                    /*increment through multibyte data on
                     * successive interrupts*/
                        UART0_D = *(dataptr++);
                        datacounter++;
                    else if(datacounter>=3)
                    /*on the last byte, increment to the next step
                     * and return the tracking counter to zero for
                     * the next piece of multibyte information*/
                        UART0_D=*dataptr;
                        datacounter=0;
                        step++;
                    }
                    break;
                case 4:/*step 4, LogLength byte sequence to transmit
payload*/
                    if(activeTransfer->LogLength==0)
                        step=6;
                        UARTO D = activeTransfer->Checksum;
                        break;
                    if(datacounter==0)
```

UART0 D = activeTransfer->ModuleID;

```
/*set up continuous pointer
                      * to current location in multibyte data*/
                         dataptr=(activeTransfer->PayloadData);
                    if(datacounter < activeTransfer->LogLength-1)
                    /*increment through multibyte data on
                     * successive interrupts*/
                         UARTO D = *(dataptr++);
                         datacounter++;
                    else if(datacounter>= activeTransfer->LogLength-1 )
                     /*on the last byte, increment to the next step
                     * and return the tracking counter to zero for
                     * the next piece of multibyte information*/
                        UART0 D=*dataptr;
                        datacounter=0;
                         step++;
                    break;
                case 5:/*step 5, transmit checksum*/
                    step++;
                    UARTO D = activeTransfer->Checksum;
                    break;
                default:
                    /*ostensibly step 6, because the transfer will still
be active
                     * after the step 5 case, we free that data here, but
we then
                     * have to check whether there's more data, in which
case we
                     * have to start the next one, or if we can turn off
the
                     * transmitter, just like in the outermost
conditional*/
                    step=0;
                    if (activeTransfer->PayloadData) free (activeTransfer-
>PayloadData);
                    if (activeTransfer) free (activeTransfer);
                    activeTransfer=NULL;
                    dataptr=NULL;
                    datacounter=0;
ret=LQ buffer remove item(log buffer, &activeTransfer);
                    if(ret==LOGQUEUE_SUCCESS)
                    {/*successfully pulled new data, do step 0*/
                         step++;
                         UARTO D = activeTransfer->LogID;
                    else if(ret==LOGQUEUE EMPTY)
                     {/*the queue is empty, turn the transmitter off so we
                      * dont come back to the interrupt handler*/
                         UARTO C2 &=
~(UARTO_C2_TIE(UARTO_C2_TIE_ENABLED));
                    break;
            }
        }
        }
```

```
if(ret==LOGQUEUE EMPTY)
        {/*if we check and the log buffer is empty, then turn off the
interrupt*/
            UARTO C2 &= ~(UARTO C2 TIE(UARTO C2 TIE ENABLED));
    NVIC ClearPendingIRQ(UARTO IRQn); /*interrupt has been dealt with*/
#endif
UART e UART start buffered transmission()
    UARTO C2 |= UARTO C2 TE(UARTO_C2_TE_ENABLED);/*begin transmission*/
    UARTO C2 |= UARTO C2 TIE(UARTO C2 TIE ENABLED); /*enable transmission
interrupt*/
    return UART_SUCCESS;
}
/**
 * @file unittest.c
     status = CB buffer remove item(my cbuf, &data);
 * @brief implementation of unittest.h
 * this file implements unittest.h,
 * testing an array of different functions used
 * in this project
 * @author Seth Miers and Jake Cazden
 * @date March 04, 2018
 */
#include "cmocka.h"
#include "memory.h"
#include "conversion.h"
#include "data.h"
#include "circbuf.h"
#define TEST LENGTH (256)
void memory test(void **state)
    size t length = TEST LENGTH;
    uint8 t * src = (uint8 t *) reserve words(length);
    uint8 t * dst = (uint8 t *) reserve words (length);
    uint8 t * status;
    /\star send null src pointer and assert that null is returned
     * and that src and dst are still null for a memmove*/
    status = my memmove((void*)NULL, dst, length);
    assert null(status);
    /\star send null dst pointer and assert that null is returned
    * and that src and dst are still null for a memmove*/
    status = my memmove(src, (void*)NULL, length);
    assert_null(status);
    /* send null pointers and assert that null is returned
     * and that src and dst are still null for a memmove*/
    status = my memmove((void*)NULL, (void*)NULL, length);
    assert null(status);
```

```
/* with src and dst in different places assert that
* the arrays are equal after a memmove
for (uint16 t i = 0; i < (int) length; <math>i++)
 *(src+i) = i;
 *(dst+i) = (length - 1) - i;
status = my memmove(src, dst, length);
assert non null(status);
for(uint16_t i = 0; i < length; i++)</pre>
 assert int equal(*(src+i), *(dst+i));
/* with dst and src pointing tot he same location
* assert that the array is the same after a memmove */
for (uint16 t i = 0; i < length; i++)
 *(src+i) = i;
status = my memmove(src, src, length);
assert non null(status);
for(uint16 t i = 0; i < length; i++)
 assert int equal(*(src+i), i);
/* with dst starting at the middle of src
* assert that values are correct after memmove */
for (uint16 t i = 0; i < length; i++)
 *(src+i) = i;
}
status = my memmove(src, src+length/3, length/2);
assert non null(status);
for (uint16 t i = 0; i < length/2; i++)
 assert_int_equal(*(src+length/3+i), i);
/* with src starting at the middle of dst
* asset that values are correct after memmove */
for(uint16 t i = 0; i < length/2; i++)
 *(src+length/3+i) = i;
status = my memmove(src+length/3, src, length/2);
assert non null(status);
for (uint16 t i = 0; i < length/2; i++)
 assert int equal(*(src+i), i);
/* send null for src pointer and assert
* that null is returned for a memset*/
status = my memset((void*)NULL, length, 200);
assert null(status);
/\star send src and a value, assert that all elements
^{\star} of the array are that value for a memset ^{\star}/
```

```
status = my memset(src, length, 200);
    assert non null(status);
    for(uint16_t i = 0; i < length; i++)</pre>
     assert int equal(*(src+i), 200);
    /* send null for src pointer and assert
    * that null is returned for a memzero*/
    status = my memzero((void*)NULL, length);
    assert null(status);
    /\star send src assert that all elements
     * of the array are 0 for a memzero */
    status = my memzero(src, length);
    assert non null(status);
    for(uint16_t i = 0; i < length; i++)</pre>
     assert int equal(*(src+i), 0);
    /* send null pointer to reverse and assert
     * that a null pointer is returned */
    status = my reverse((void*)NULL, length);
    assert null(status);
    /* run mem reverse on a known array of odd length
     * assert that the returned array is reversed */
    for (uint16 t i = 0; i < length; i++)
     *(src+i) = i;
    status = my reverse(src, length);
    assert non null(status);
    for(uint16 t i = 0; i < length; i++)
     assert int equal(*(src+i), (length-1)-i);
    /* run mem reverse on a known array of even length
     * assert that the returned array is reversed */
    for (uint16 t i = 0; i < length-1; i++)
     *(src+i) = i;
    status = my_reverse(src, length-1);
    assert non null(status);
    for (uint16 t i = 0; i < length-1; i++)
     assert int equal(*(src+i), (length-2)-i);
    }
void conversion test(void **state)
     uint8 t ptr max[10] = "2147483647";
     uint8 t ptr min[11] = "-2147483647";
     uint8 t ptr min2[11] = "-2147483647";
     uint3\overline{2} t statusi = 0;
     uint8_t statusa[10] = "0000000000";
```

{

```
uint8 t status1 = 0;
    /\star send null pointer to atoi and assert that
     * a null pointer is returned */
     statusi = my atoi((void*)NULL, 3, 10);
     assert int equal(statusi, 0);
    /* test sending max sized integer to atoi
     * and assert that the returned value is correct */
     statusi = my_atoi(ptr_max, 10, 10);
     assert int equal(statusi, 2147483647);
    /* test sending 0 to atoi and assert that
     * the returned value is correct */
     statusi = my atoi(ptr min, 1, 10);
     assert int equal(statusi, 0);
    /* send null pointer to itoi and assert that
     * a null pointer is returned */
     status1 = my itoa(2147483647, (void*)NULL, 10);
    assert int equal(status1, 0);
    /* test sending max sized integer to itoa
     * and assert that the returned value is correct */
     status1 = my itoa(2147483647, statusa, 10);
    assert int equal(status1, 10);
    for (uint16 t i = 0; i<10; i++)
     assert int equal(*(statusa+i), *(ptr max+i));
    /* test sending min to itoa and assert that
     * the returned value is correct */
     statusl = my itoa(-2147483647, statusa, 10);
    assert int equal(status1, 11);
    for (uint16 t i = 0; i<1; i++)
     assert int equal(*(statusa+i), *(ptr min2+i));
void data test(void **state)
     int32 t status = 0;
     uint8 t data orig[4] = \{1, 2, 4, 8\};
     uint8_t data[4] = \{1, 2, 4, 8\};
     size_t type_length = 4; /* bytes in a uint32 */
    /* send a null pointer to endiannes conversion
     * asset that a null pointer is returned */
     status = swap data endianness((void*)NULL, type length);
     assert int equal(status, SWAP ERROR);
    /* test that a big endian to little endian
     * conversion works */
     status = swap data endianness(data, type length);
     assert int equal(status, SWAP NO ERROR);
     for(int i = 0; i<type length; i++)</pre>
           assert int equal(*(data+i), *(data orig+(type length-1)-i));
     /* undo swap */
```

}

{

```
status = swap data endianness(data, type length);
     assert int equal(status, SWAP NO ERROR);
    /* test that a little endian to big endian
     * conversion works */
     status = swap data endianness(data, type length);
     assert int equal(status, SWAP NO ERROR);
     for(int i = 0; i<type length; i++)</pre>
           assert int equal(*(data+i), *(data orig+(type length-1)-i));
      }
void circbuf test(void **state)
     CB t *my cbuf = malloc(sizeof(CB t));
    size t length = TEST LENGTH;
    uint8_t data = '0';
    CB e status = SUCCESS;
    /* snd a null pointer to each of the functions
     ^{\star} and assert that a null pointer is returned ^{\star}/
     status = CB init((void*)NULL, length);
     assert int equal(status, BAD POINTER);
    /* initialize a circular buffer and
     * assert that a buffer has been created */
     status = CB_init(my_cbuf, length);
     assert int equal(status, SUCCESS);
    /* add then immediately remvoe and
     * assert that the same item was returned */
     status = CB buffer add item(my cbuf, 'S');
     assert int equal(status, SUCCESS);
     assert_int_equal(status, SUCCESS);
     status = CB buffer remove item(my cbuf, &data);
     assert int equal(status, SUCCESS);
     assert int equal(data, 'S');
    /* fill the buffer and assert that itf
     * reports it is full, this also tests if the
     * adding can wrap around properly */
     for (int i = 0; i < length; i++)
           status = CB buffer add item(my cbuf, i);
           assert int equal(status, SUCCESS);
      }
    /* add another item and assert that it
     * fails because the buffer is full. Also
     * assert that the overfil flag is set */
     status = CB buffer add item(my cbuf, 'S');
     assert int equal(status, FULL);
     assert_int_equal(my_cbuf->buff_full flag, SET);
    /* empty the buffer and assert that
     * it reports that the buffer is empty,
     ^{\star} this also tests if removing can wrap around
     * properly */
     for (int i = 0; i < length; i++)
```

```
status = CB_buffer_remove_item(my_cbuf, &data);
           assert_int_equal(status, SUCCESS);
           assert_int_equal(data, i);
      }
    /* remove one more item and assert that the buffer
     ^{\star} fails to remove the item because there
     * are no items in the buffer */
     status = CB_buffer_remove_item(my_cbuf, &data);
     assert int equal(status, EMPTY);
}
int unittest()
    /* TODO create these functions in the header files */
    const struct CMUnitTest tests[] =
           cmocka unit test(memory test),
           cmocka_unit_test(conversion_test),
           cmocka_unit_test(data_test),
           cmocka unit test(circbuf test),
    return cmocka_run_group_tests(tests, NULL, NULL);
}
```