HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY – VNU HCMC OFFICE FOR INTERNATIONAL STUDY PROGRAM FACULTY OF ELECTRICAL AND ELECTRONIC ENGINEERING

*



DIGITAL SYSTEMS (LAB) EXPERIMENTAL REPORT (Lab 0)

Lecturer : Mr. Nguyễn Tuấn Hùng

Subject : **Digital Systems**

 ${\rm Class} \qquad : TT06$

Name : Lương Triển Thắng

Student ID: 2051194

Contents

Laboratory 0:	Labora	torv	0:
---------------	--------	------	----

		Description	6
1.	Wri	te VHDL code to describe a digital circuit	4
	a.	Code	4
	b.	Waveform	6
	c.	Result of RTL viewer	•
2.	Wri	te VHDL code to describe a truth table	•
	a.	Code	,
	b.	Waveform	۷
	C	Result of RTL viewer	_

Laboratory 0

VHDL Description

1. Write VHDL code to describe a digital circuit






Figure 0.1.a: Circuit diagram

a. Code

b. Waveform



c. Result of RTL viewer




2. Write VHDL code to describe a truth table

\boldsymbol{x}	y	z	$\mid F \mid$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

a. Code

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY Exc2 IS
        PORT (
                X, Y, Z : IN STD_LOGIC;
                F : OUT STD_LOGIC
        );
END Exc2;
ARCHITECTURE Logic OF Exc2 IS
        SIGNAL input : std_logic_vector(2 DOWNTO 0);
BEGIN
        input(2) <= X;
        input(1) <= Y;
        input(0) <= Z;
        WITH input SELECT
        F <= '1' WHEN "001",
             '1' WHEN "110",
             '1' WHEN "111",
             'O' WHEN OTHERS;
END Logic;
```

b. Waveform



c. Result of RTL viewer

