# HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY – VNU HCMC OFFICE FOR INTERNATIONAL STUDY PROGRAM FACULTY OF ELECTRICAL AND ELECTRONIC ENGINEERING

\*



# DIGITAL SYSTEMS (LAB) EXPERIMENTAL REPORT (Lab 3)

Lecturer : Mr. Nguyễn Tuấn Hùng

Subject : **Digital Systems** 

 ${\rm Class} \qquad : {\bf TT06}$ 

Name : Lương Triển Thắng

Student ID: 2051194

# Contents

III	Laborat	ory 3:	

<b>1</b> d	ders,	subtractors and multipliers	<b>2</b>
1.	Kn	own how to program a system to add the value of an input A to itself	
	rep	eatedly	2
	a.	Code	2
	b.	Waveform	4
	c.	Result of RTL viewer	4
2.	Kn	own how to program a system to add or subtract the value of an input	
	A t	so itself repeatedly	6
	a.	Code	6
	b.	Waveform	8
	c.	Result of RTL viewer	8
3.	Kn	own how to program 8×8 multiplier circuit with registered inputs and	
	out	puts	9
	a.	Code	10
	b.	Waveform	13
	c.	Result of RTL viewer	13
4.	Kn	own how to program ALU circuit with registered inputs and outputs.	14
	a.	Code	15
	b.	Waveform	18
	C	Result of RTL viewer	18

# III Laboratory 3

Adders, subtractors and multipliers

1. Known how to program a system to add the value of an input A to itself repeatedly

```
a. Code
DFFn.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY DFFn IS
        PORT (
                Din, DClk, Drst : IN STD_LOGIC;
                DQ : OUT STD_LOGIC);
END DFFn;
ARCHITECTURE Behavior OF DFFn IS
BEGIN
        PROCESS (Drst, DClk)
                IF rising_edge(DClk) THEN
                        DQ <= Din;
                END IF;
                IF Drst = '1' THEN
                        DQ <= '0';
                END IF;
        END PROCESS;
END Behavior;
EightBitReg.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY EightBitReg IS
        PORT (
                EBRClk, EBRrst : IN STD LOGIC;
                EBRD : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                EBRQ : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
END EightBitReg;
ARCHITECTURE arch OF EightBitReg IS
        COMPONENT DFFn IS
                PORT (
                        Din, DClk, Drst : IN STD_LOGIC;
```

DFFs : DFFn PORT MAP(Din => EBRD(i), DClk => EBRClk, Drst => EBRrst, DQ => EBRQ(i));

DQ : OUT STD\_LOGIC);

gen : FOR i IN 7 DOWNTO O GENERATE

END COMPONENT;

END GENERATE;


END ARCHITECTURE;


**BEGIN** 


#### HEXDisplay.vhd

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY HEXDisplay IS
        PORT (
                c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                HEXn : OUT STD LOGIC VECTOR(0 TO 6)
        );
END HEXDisplay;
ARCHITECTURE behavior OF HEXDisplay IS
        SIGNAL HEX : STD_LOGIC_VECTOR(0 TO 6);
BEGIN
        HEXn <= NOT(HEX);</pre>
        WITH c SELECT
                HEX <= "1111110" WHEN "0000",
                "0110000" WHEN "0001",
                "1101101" WHEN "0010",
                "1111001" WHEN "0011",
                "0110011" WHEN "0100",
                "1011011" WHEN "0101",
                "1011111" WHEN "0110",
                "1110000" WHEN "0111",
                "1111111" WHEN "1000",
                "1111011" WHEN "1001",
                "1110111" WHEN "1010".
                "0011111" WHEN "1011",
                "1001110" WHEN "1100",
                "0111101" WHEN "1101",
                "1001111" WHEN "1110",
                "1000111" WHEN "1111",
                "0000000" WHEN OTHERS;
END behavior; -- behavior
Exc1.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY Exc1 IS
        PORT (
                A : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                HEX3, HEX2, HEX1, HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6);
                LEDs : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
                clkN, rstN : IN STD_LOGIC;
                carry : OUT STD_LOGIC
        );
END Exc1;
ARCHITECTURE arch OF Exc1 IS
        SIGNAL rst, clk, ofl, crr : STD_LOGIC;
        SIGNAL Qa, Qb, Qc : STD_LOGIC_VECTOR(8 DOWNTO 0);
        ATTRIBUTE KEEP : BOOLEAN;
        ATTRIBUTE KEEP OF Qc : SIGNAL IS TRUE;
        COMPONENT DFFn IS
                PORT (
                        Din, DClk, Drst : IN STD_LOGIC;
                        DQ : OUT STD_LOGIC);
        END COMPONENT;
```

```
COMPONENT EightBitReg IS
                PORT (
                         EBRClk, EBRrst : IN STD_LOGIC;
                         EBRD : IN STD_LOGIC_VECTOR(8 DOWNTO 0);
                         EBRQ : OUT STD_LOGIC_VECTOR(8 DOWNTO 0)
                 );
        END COMPONENT;
        COMPONENT HEXDisplay IS
                PORT (
                         c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                         HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
                 );
        END COMPONENT;
BEGIN
        clk <= NOT(clkN);</pre>
        rst <= NOT(rstN);</pre>
        Qb <= STD_LOGIC_VECTOR(unsigned(Qc) + unsigned(Qa));</pre>
        EBRO : EightBitReg PORT MAP(EBRrst => rst, EBRC1k => c1k, EBRD => '0' & A, EBRQ => Qa);
        EBR1 : EightBitReg PORT MAP(EBRrst => rst, EBRClk => clk, EBRD => Qb, EBRQ => Qc);
        DFFO : DFFn PORT MAP(Drst => rst, DClk => clk, Din => crr, DQ => carry);
        LEDs <= Qc(7 DOWNTO 0);
        crr <= Qb(8);</pre>
        {\tt HEXO3}: {\tt HEXDisplay PORT MAP(c => A(7 DOWNTO 4), HEXn => HEX3);}
        HEXO2 : HEXDisplay PORT MAP(c => A(3 DOWNTO 0), HEXn => HEX2);
        HEX01 : HEXDisplay PORT MAP(c => Qc(7 DOWNTO 4), HEXn => HEX1);
        HEXOO : HEXDisplay PORT MAP(c => Qc(3 DOWNTO 0), HEXn => HEXO);
END ARCHITECTURE;
```








HEX display decoder

 $8 ext{-bit}$  register



Top level

2. Known how to program a system to add or subtract the value of an input A to itself repeatedly


#### a. Code


DFFn.vhd


```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY DFFn IS
        PORT (
                Din, DClk, Drst : IN STD_LOGIC;
                DQ : OUT STD_LOGIC);
END DFFn;
ARCHITECTURE Behavior OF DFFn IS
BEGIN
        PROCESS (Drst, DClk)
        BEGIN
                IF rising_edge(DClk) THEN
                        DQ <= Din;
                END IF;
                IF Drst = '1' THEN
                        DQ <= '0';
                END IF;
        END PROCESS;
END Behavior;
EightBitReg.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY EightBitReg IS
        PORT (
                EBRClk, EBRrst : IN STD_LOGIC;
                EBRD : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                EBRQ : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
        );
END EightBitReg;
ARCHITECTURE arch OF EightBitReg IS
        COMPONENT DFFn IS
                PORT (
                        Din, DClk, Drst : IN STD_LOGIC;
                        DQ : OUT STD_LOGIC);
        END COMPONENT;
BEGIN
        gen : FOR i IN 7 DOWNTO O GENERATE
                DFFs : DFFn PORT MAP(Din => EBRD(i), DClk => EBRClk, Drst => EBRrst, DQ => EBRQ(i));
        END GENERATE;
END ARCHITECTURE;
HEXDisplay.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY HEXDisplay IS
        PORT (
                c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
        );
```

```
END HEXDisplay;
ARCHITECTURE behavior OF HEXDisplay IS
        SIGNAL HEX : STD_LOGIC_VECTOR(0 TO 6);
BEGIN
        HEXn <= NOT(HEX);</pre>
        WITH c SELECT
                HEX <= "1111110" WHEN "0000",
                "0110000" WHEN "0001",
                "1101101" WHEN "0010",
                "1111001" WHEN "0011",
                "0110011" WHEN "0100",
                "1011011" WHEN "0101",
                "1011111" WHEN "0110",
                "1110000" WHEN "0111",
                "111111" WHEN "1000",
                "1111011" WHEN "1001",
                "1110111" WHEN "1010",
                "0011111" WHEN "1011",
                "1001110" WHEN "1100",
                "0111101" WHEN "1101",
                "1001111" WHEN "1110",
                "1000111" WHEN "1111",
                "0000000" WHEN OTHERS;
END behavior; -- behavior
Exc2.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY Exc2 IS
        PORT (
                A : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                HEX3, HEX2, HEX1, HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6);
                LEDs : OUT STD LOGIC VECTOR(7 DOWNTO 0);
                clkN, rstN, add_sub : IN STD_LOGIC;
                carry : OUT STD_LOGIC
        );
END Exc2;
ARCHITECTURE arch OF Exc2 IS
        SIGNAL rst, clk, ofl, crr : STD_LOGIC;
        SIGNAL Qa, Qb, Qc, Qaa : STD_LOGIC_VECTOR(8 DOWNTO 0);
        ATTRIBUTE KEEP : BOOLEAN;
        ATTRIBUTE KEEP OF Qc : SIGNAL IS TRUE;
        COMPONENT DFFn IS
                PORT (
                        Din, DClk, Drst : IN STD_LOGIC;
                        DQ : OUT STD_LOGIC);
        END COMPONENT;
        COMPONENT EightBitReg IS
                PORT (
                        EBRClk, EBRrst : IN STD LOGIC;
                        EBRD : IN STD_LOGIC_VECTOR(8 DOWNTO 0);
                        EBRQ : OUT STD_LOGIC_VECTOR(8 DOWNTO 0)
                );
        END COMPONENT;
        COMPONENT BCDDisplay IS
```

```
PORT (
                         V : IN STD LOGIC VECTOR(7 DOWNTO 0);
                        HEXO2 : OUT STD_LOGIC_VECTOR(0 TO 6);
                        HEXO1 : OUT STD_LOGIC_VECTOR(0 TO 6);
                        HEXOO : OUT STD_LOGIC_VECTOR(0 TO 6)
                );
        END COMPONENT;
        COMPONENT HEXDisplay IS
                PORT (
                        c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                        HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
                );
        END COMPONENT;
BEGIN
        clk <= NOT(clkN);</pre>
        rst <= NOT(rstN);</pre>
        Qaa <= Qa WHEN add_sub = '0' ELSE STD_LOGIC_VECTOR(unsigned(NOT(Qa)) + 1);
        Qb <= STD_LOGIC_VECTOR(unsigned(Qc) + unsigned(Qaa));
        EBRO : EightBitReg PORT MAP(EBRrst => rst, EBRClk => clk, EBRD => '0' & A, EBRQ => Qa);
        EBR1 : EightBitReg PORT MAP(EBRrst => rst, EBRClk => clk, EBRD => Qb, EBRQ => Qc);
        DFF0 : DFFn PORT MAP(Drst => rst, DClk => clk, Din => crr, DQ => carry);
        LEDs <= Qc(7 DOWNTO 0);
        crr <= Qb(8);
        HEXO3 : HEXDisplay PORT MAP(c => A(7 DOWNTO 4), HEXn => HEX3);
        HEXO2 : HEXDisplay PORT MAP(c => A(3 DOWNTO 0), HEXn => HEX2);
        HEXO1 : HEXDisplay PORT MAP(c => Qc(7 DOWNTO 4), HEXn => HEX1);
        HEXOO : HEXDisplay PORT MAP(c => Qc(3 DOWNTO 0), HEXn => HEXO);
END ARCHITECTURE;
```







MS July 1987 200 | HEXTQL | HE

Top level

# 3. Known how to program $8\times8$ multiplier circuit with registered inputs and outputs

In this exercise, I only use two registers to store A and B. I removed the last register so that the result can output directly without waiting for another clock.

#### a. Code

```
DFFn.vhd
```


```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY DFFn IS
        PORT (
                Din, DClk, Drst : IN STD_LOGIC;
                DQ : OUT STD_LOGIC);
END DFFn;
ARCHITECTURE Behavior OF DFFn IS
BEGIN
        PROCESS (Drst, DClk)
        BEGIN
                IF rising_edge(DClk) THEN
                        DQ <= Din;
                END IF;
                IF Drst = '1' THEN
                        DQ <= '0';
                END IF;
        END PROCESS;
END Behavior;
EightBitReg.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY EightBitReg IS
        PORT (
                EBRClk, EBRrst : IN STD_LOGIC;
                EBRD : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                EBRQ : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
        );
END EightBitReg;
ARCHITECTURE arch OF EightBitReg IS
        COMPONENT DFFn IS
                PORT (
                        Din, DClk, Drst : IN STD_LOGIC;
                        DQ : OUT STD_LOGIC);
        END COMPONENT;
BEGIN
        gen : FOR i IN 7 DOWNTO O GENERATE
                DFFs : DFFn PORT MAP(Din => EBRD(i), DClk => EBRClk, Drst => EBRrst, DQ => EBRQ(i));
        END GENERATE;
END ARCHITECTURE;
Mul.vhd
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.std_logic_unsigned.ALL;
USE IEEE.numeric_std.ALL;
ENTITY Mul IS
        PORT (
                mulA, mulB : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                mulP : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
        );
END Mul;
```


```
ARCHITECTURE arch OF Mul IS
        SIGNAL a_padded, zero : STD_LOGIC_VECTOR(15 DOWNTO 0);
        TYPE ab_t IS ARRAY(0 TO 7) OF STD_LOGIC_VECTOR(15 DOWNTO 0);
        SIGNAL ab : ab_t;
BEGIN
        zero <= "000000000000000";</pre>
        a_padded <= "00000000" & mulA;
        ab(0) <= a_padded WHEN mulB(0) = '1' ELSE
        zero;
        sum : FOR i IN 1 TO 7 GENERATE
                ab(i) <= a_padded(15 - i DOWNTO 0) & zero(i - 1 DOWNTO 0) WHEN mulB(i) = '1' ELSE
                zero:
        END GENERATE;
        mulP \le ab(0) + ab(1) + ab(2) + ab(3) + ab(4) + ab(5) + ab(6) + ab(7);
END ARCHITECTURE;
HEXDisplay.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY HEXDisplay IS
        PORT (
                c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
        );
END HEXDisplay;
ARCHITECTURE behavior OF HEXDisplay IS
        SIGNAL HEX : STD_LOGIC_VECTOR(0 TO 6);
BEGIN
        HEXn <= NOT(HEX);</pre>
        WITH c SELECT
                HEX <= "1111110" WHEN "0000",
                "0110000" WHEN "0001",
                "1101101" WHEN "0010",
                "1111001" WHEN "0011",
                "0110011" WHEN "0100",
                "1011011" WHEN "0101",
                "1011111" WHEN "0110",
                "1110000" WHEN "0111",
                "1111111" WHEN "1000",
                "1111011" WHEN "1001",
                "1110111" WHEN "1010",
                "0011111" WHEN "1011",
                "1001110" WHEN "1100",
                "0111101" WHEN "1101",
                "1001111" WHEN "1110",
                "1000111" WHEN "1111",
                "0000000" WHEN OTHERS;
END behavior; -- behavior
Exc3.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY Exc3 IS
```

```
PORT (
                inp : IN STD LOGIC VECTOR(7 DOWNTO 0);
                HEX3, HEX2, HEX1, HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6);
                enAB, clkN, rstN : IN STD_LOGIC
        );
END Exc3;
ARCHITECTURE arch OF Exc3 IS
        SIGNAL a, b : STD_LOGIC_VECTOR(7 DOWNTO 0);
        SIGNAL p : STD_LOGIC_VECTOR(15 DOWNTO 0);
        SIGNAL clk, rst : STD_LOGIC;
        COMPONENT EightBitReg IS
                PORT (
                        EBRClk, EBRrst, EBRen : IN STD LOGIC;
                        EBRD : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                        EBRQ : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
                );
        END COMPONENT;
        COMPONENT Mul IS
                PORT (
                        mulA, mulB : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                        mulP : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
                );
        END COMPONENT;
        COMPONENT HEXDisplay IS
                PORT (
                        c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                        HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
        END COMPONENT;
BEGIN
        rst <= NOT(rstN);</pre>
        clk <= NOT(clkN);</pre>
        EBRA : EightBitReg PORT MAP(
                EBRClk => clk, EBRrst => rst,
                EBRen => enAB, EBRD => inp, EBRQ => a);
        EBRB : EightBitReg PORT MAP(
                EBRClk => clk, EBRrst => rst,
                EBRen => NOT(enAB), EBRD => inp, EBRQ => b);
        multiplier : Mul PORT MAP(mulA => a, mulB => b, mulP => p);
        HEXO3 : HEXDisplay PORT MAP(c => p(15 DOWNTO 12), HEXn => HEX3);
        HEX02 : HEXDisplay PORT MAP(c => p(11 DOWNTO 8), HEXn => HEX2);
        HEXO1 : HEXDisplay PORT MAP(c => p(7 DOWNTO 4), HEXn => HEX1);
        HEXOO : HEXDisplay PORT MAP(c => p(3 DOWNTO 0), HEXn => HEXO);
END ARCHITECTURE;
```


A	B	P	7	go gran or	nt disp	10**	Н	EX output	(active lov	v)
A	D	Г	1-	segmei	n disp	ıay	3	2	1	0
14	83	0A3C	8	8	3	8	0000001	0001000	0000110	0110001
8A	0B	05EE	Ö	5	6	8	0000001	0100100	0110000	0110000
AC	F3	A344	Ä	9	Ä	Ä	0001000	0000110	1001100	1001100
81	CA	65CA	b	5		H	0100000	0100100	0110001	0001000

rstN								
clkN								
enAB								
inp	14	83	( 8A	ОВ	AC	F3	81	CA
нехз			0000001			(0001000)	0000001	(0100000)
HEX2	0000001	0001000	0000001	(0100100	0000001	(0000110)	0000001	(0100100)
HEX1	0000001	(0000110	0000001	(0110000	0000001	(1001100)	0000001	0110001
HEX0	0000001	0110001	0000001	(0110000	0000001	(1001100)	0000001	(0001000)






Multiplier



HEX display decoder

8-bit register



Top level

### 4. Known how to program ALU circuit with registered inputs and outputs.

I changed the circuit a bit in order to work on a limited-input devices such as DE10.

First, change SW[7:0] to the desired number A. Push KEY1 (clk) to store the value into A register.

Then, change SW[7:0] to the desired number B. Push KEY1 (clk) while holding KEY2 to store the value into B register.

Or, you can input B first, then A later.

Lastly, change SW[9:8] to 00, 01, 10 or 11 for A+B, A-B, B-A or  $A\times B$ , respectively. The result will show up on HEX[3:0].

An example is shown in the waveform section.

#### a. Code

```
DFFn.vhd
```


```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY DFFn IS
        PORT (
                Din, DClk, Drst : IN STD_LOGIC;
                DQ : OUT STD_LOGIC);
END DFFn;
ARCHITECTURE Behavior OF DFFn IS
BEGIN
        PROCESS (Drst, DClk)
        BEGIN
                IF rising_edge(DClk) THEN
                        DQ <= Din;
                END IF;
                IF Drst = '1' THEN
                        DQ <= '0';
                END IF;
        END PROCESS;
END Behavior;
EightBitReg.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY EightBitReg IS
        PORT (
                EBRClk, EBRrst : IN STD_LOGIC;
                EBRD : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                EBRQ : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
        );
END EightBitReg;
ARCHITECTURE arch OF EightBitReg IS
        COMPONENT DFFn IS
                PORT (
                        Din, DClk, Drst : IN STD_LOGIC;
                        DQ : OUT STD_LOGIC);
        END COMPONENT;
BEGIN
        gen : FOR i IN 7 DOWNTO O GENERATE
                DFFs : DFFn PORT MAP(Din => EBRD(i), DClk => EBRClk, Drst => EBRrst, DQ => EBRQ(i));
        END GENERATE;
END ARCHITECTURE;
Mul.vhd
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.std_logic_unsigned.ALL;
USE IEEE.numeric_std.ALL;
ENTITY Mul IS
        PORT (
                mulA, mulB : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                mulP : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
        );
END Mul;
```


```
ARCHITECTURE arch OF Mul IS
        SIGNAL a_padded, zero : STD_LOGIC_VECTOR(15 DOWNTO 0);
        TYPE ab_t IS ARRAY(0 TO 7) OF STD_LOGIC_VECTOR(15 DOWNTO 0);
        SIGNAL ab : ab_t;
BEGIN
        zero <= "000000000000000";</pre>
        a_padded <= "00000000" & mulA;
        ab(0) <= a_padded WHEN mulB(0) = '1' ELSE
        zero;
        sum : FOR i IN 1 TO 7 GENERATE
                ab(i) <= a_padded(15 - i DOWNTO 0) & zero(i - 1 DOWNTO 0) WHEN mulB(i) = '1' ELSE
                zero:
        END GENERATE;
        mulP \le ab(0) + ab(1) + ab(2) + ab(3) + ab(4) + ab(5) + ab(6) + ab(7);
END ARCHITECTURE;
HEXDisplay.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY HEXDisplay IS
        PORT (
                c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
        );
END HEXDisplay;
ARCHITECTURE behavior OF HEXDisplay IS
        SIGNAL HEX : STD_LOGIC_VECTOR(0 TO 6);
BEGIN
        HEXn <= NOT(HEX);</pre>
        WITH c SELECT
                HEX <= "1111110" WHEN "0000",
                "0110000" WHEN "0001",
                "1101101" WHEN "0010",
                "1111001" WHEN "0011",
                "0110011" WHEN "0100",
                "1011011" WHEN "0101",
                "1011111" WHEN "0110",
                "1110000" WHEN "0111",
                "1111111" WHEN "1000",
                "1111011" WHEN "1001",
                "1110111" WHEN "1010",
                "0011111" WHEN "1011",
                "1001110" WHEN "1100",
                "0111101" WHEN "1101",
                "1001111" WHEN "1110",
                "1000111" WHEN "1111",
                "0000000" WHEN OTHERS;
END behavior; -- behavior
Exc3.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY Exc4 IS
```

```
PORT (
                inp : IN STD LOGIC VECTOR(7 DOWNTO 0);
                HEX3, HEX2, HEX1, HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6);
                enAB, clkN, rstN : IN STD_LOGIC;
                sel : IN STD_LOGIC_VECTOR(1 DOWNTO 0)
        );
END Exc4;
ARCHITECTURE arch OF Exc4 IS
        SIGNAL a, b : STD_LOGIC_VECTOR(7 DOWNTO 0);
        SIGNAL sum, subAB, subBA : STD_LOGIC_VECTOR(15 DOWNTO 0);
        SIGNAL p, result : STD_LOGIC_VECTOR(15 DOWNTO 0);
        SIGNAL clk, rst : STD_LOGIC;
        COMPONENT EightBitReg IS
                PORT (
                         EBRClk, EBRrst, EBRen : IN STD_LOGIC;
                        EBRD : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                        EBRQ : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
                );
        END COMPONENT;
        COMPONENT Mul IS
                PORT (
                        mulA, mulB : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                        mulP : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
                );
        END COMPONENT;
        COMPONENT HEXDisplay IS
                PORT (
                         c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                        HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
                );
        END COMPONENT;
BEGIN
        rst <= NOT(rstN);</pre>
        clk <= NOT(clkN);</pre>
        EBRA : EightBitReg PORT MAP(
                EBRClk => clk, EBRrst => rst,
                EBRen => NOT(enAB), EBRD => inp, EBRQ => a);
        EBRB : EightBitReg PORT MAP(
                EBRClk => clk, EBRrst => rst,
                EBRen => enAB, EBRD => inp, EBRQ => b);
        multiplier : Mul PORT MAP(mulA => a, mulB => b, mulP => p);
        sum <= STD_LOGIC_VECTOR(unsigned("000000000" & a) + unsigned("00000000" & b));</pre>
        subAB <= STD_LOGIC_VECTOR(unsigned("00000000" & a) - unsigned("00000000" & b));</pre>
        subBA <= STD_LOGIC_VECTOR(unsigned("000000000" & b) - unsigned("00000000" & a));</pre>
        WITH sel SELECT
                result <= p WHEN "11",
                sum WHEN "00",
                subAB WHEN "01"
                subBA WHEN "10";
        HEXO3 : HEXDisplay PORT MAP(c => result(15 DOWNTO 12), HEXn => HEX3);
        HEXO2 : HEXDisplay PORT MAP(c => result(11 DOWNTO 8), HEXn => HEX2);
        HEXO1 : HEXDisplay PORT MAP(c => result(7 DOWNTO 4), HEXn => HEX1);
        HEXOO : HEXDisplay PORT MAP(c => result(3 DOWNTO 0), HEXn => HEXO);
END ARCHITECTURE;
```


A	B	Select	Operation	P 7-segment display				peration P 7-segment display HEX output (active lo					(active lov	v)
А	D	Select	Operation	Г	<i>t</i> -segment display				3	2	1	0		
В9	E6	00	A + B	019F	8	8	8	8	0000001	1001111	0000100	0111000		
		01	A - B	FFD3	Ä		ğ	3	0111000	0111000	1000010	0000110		
		10	B - A	002D	Ä	Ü	Ğ	ğ	0000001	0000001	0010010	1000010		
		11	$A \times B$	A636	8	<b>8</b>	3	8	0001000	0100000	0000110	0100000		
32	F2	00	A + B	0124	8	8	8	8	0000001	1001111	0010010	1001100		
		01	A - B	FF40	Ä	Ä	Ä	Ü	0111000	0111000	1001100	0000001		
		10	B - A	00C0	Ü	Ü		Ä	0000001	0000001	0110001	0000001		
		11	$A \times B$	2F44	ď	-	8	8	0010010	0111000	1001100	1001100		


rstN									1									
clkN											<u> </u>		<u> </u>					
sel			00			01	10	11	X			00				01	10	(11)
enAB																		
inp	В	9	E	6	X		(	00			F	2	Χ :	2		0	0	
нехз			0000001			0111000	0000001	0001000	X			0000001				0111000	0000001	0010010
HEX2		0000001		100	1111	0111000	0000001	0100000	X		0000001			100	111	0111000	0000001	0111000
HEX1	0000001	1100	0000	000	0100	1000010	0010010	0000110	X	0000001		011	1000	0010	0010	1001100	0110001	1001100
HEX0	0000001	0000	0100	011	1000	0000110	1000010	0100000	X	0000001		001	0010	100	100	0000	0001	1001100






Multiplier





HEX display decoder

-bit register



Top level