# HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY – VNU HCMC OFFICE FOR INTERNATIONAL STUDY PROGRAM FACULTY OF ELECTRICAL AND ELECTRONIC ENGINEERING

\*



# DIGITAL SYSTEMS (LAB) EXPERIMENTAL REPORT (Lab 2)

Lecturer : Mr. Nguyễn Tuấn Hùng

Subject : **Digital Systems** 

 ${\rm Class} \qquad : {\bf TT06}$ 

Name : Lương Triển Thắng

Student ID: 2051194

# Contents

$\mathbf{II}$	Lab	boratory 2:	
	Ad	der and flip-flop	2
	1.	Known how to program 4-bit adder	2
		a. Code	2
		b. Waveform	3
		c. Result of RTL viewer	3
	2.	Known how to program BCD adder	4
		a. Code	4
		b. Waveform	9
		c. Result of RTL viewer	0
	3.	Known how to program BCD adder	3
		a. Code	3
		b. Waveform	4
		c. Result of RTL viewer	4
	4.	Known how to program a master-slave D flip-flop	5
		a. Code	5
		b. Waveform	6
		c. Result of RTL viewer	6
	5.	Known how to program a master-slave D flip-flopCompare the different	
		behavior of the three storage elements: a gated D latch, a positive-edge	
		triggered D flip-flop, and a negative-edge triggered D flip-flop	7
		a. Code	7
		b. Waveform	8
		c. Result of RTL viewer	8
	6.	Apply all the previous experiments	9
		a. Code	
		b. Waveform	
		a December of DTI wiewer	

# f III Laboratory 2

# Adder and flip-flop


a. Code


1. Known how to program 4-bit adder

# FA.vhd LIBRARY ieee; USE ieee.std\_logic\_1164.ALL; ENTITY Exc1 IS PORT ( a : IN STD\_LOGIC; b : IN STD\_LOGIC; ci : IN STD\_LOGIC; s : OUT STD\_LOGIC; co : OUT STD\_LOGIC ); END Exc1; ARCHITECTURE arch OF Exc1 IS BEGIN s <= a XOR b XOR ci; co <= (a AND b) OR (ci AND (a XOR b)); END ARCHITECTURE; Exc1.vhd LIBRARY ieee; USE ieee.std\_logic\_1164.ALL; USE ieee.numeric\_std.ALL; ENTITY Exc1 IS PORT ( an : IN STD\_LOGIC\_VECTOR(3 DOWNTO 0); bn : IN STD\_LOGIC\_VECTOR(3 DOWNTO 0); cin : IN STD\_LOGIC; sn : OUT STD\_LOGIC\_VECTOR(3 DOWNTO 0); cout : OUT STD\_LOGIC ); END Exc1; ARCHITECTURE arch OF Exc1 IS SIGNAL cn : STD\_LOGIC\_VECTOR(4 DOWNTO 1); COMPONENT FA IS PORT ( a : IN STD\_LOGIC; b : IN STD\_LOGIC; ci : IN STD\_LOGIC; s : OUT STD\_LOGIC; co : OUT STD\_LOGIC ); END COMPONENT; BEGIN FAO : FA PORT MAP(


 $a \Rightarrow an(0)$ ,

```
b \Rightarrow bn(0),
                      ci => cin,
                      s \Rightarrow sn(0),
                      co \Rightarrow cn(1)
           );
           gen : FOR i IN 1 TO 3 GENERATE
                      FAn : FA PORT MAP(
                                 a \Rightarrow an(i),
                                 b \Rightarrow bn(i),
                                 ci => cn(i),
                                 s \Rightarrow sn(i),
                                 co \Rightarrow cn(i + 1)
                      );
           END GENERATE;
           cout <= cn(4);</pre>
END ARCHITECTURE;
```





Full adder



Top level

# 2. Known how to program BCD adder

#### ${\bf Comparator} > 9$

#### Circuit A

					ı			
$v_4$	$v_3$	$v_2$	$v_1$	$v_0$	z			
0	0	0	0	0	0			
0	0	0	0	1	0			
0	0	0	1	0	0			
0	0	0	1	1	0			
0	0	1	0	0	0			
0	0	1	0	1	0			
0	0	1	1	0	0			
0	0	1	1	1	0			
0	1	0	0	0	0			
0	1	0	0	1	0			
0	1	0	1	0	1			
0	1	0	1	1	1			
0	1	1	0	0	1			
0	1	1	0	1	1			
0	1	1	1	0	1			
0	1	1	1	1	1			
1	0	0	0	0	1			
1	0	0	0	1	1			
1	0	0	1	0	1			
1	0	0	1	1	1			
1	0	1	0	0	1			
1	0	1	0	1	1			
1	0	1	1	0	1			
1	0	1	1	1	1			
1	1	0	0	0	1			
1	1	0	0	1	1			
1	1	0	1	0	1			
1	1	0	1	1	1			
1	1	1	0	0	1			
1	1	1	0	1	1			
1	1	1	1	0	1			
1	1	1	1	1	1			
$\Rightarrow z = v_3(v_2 + v_1)$								

$v_4$	$v_3$	$v_2$	$v_1$	$v_0$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$		
0	0	0	0	0	×	×	×	×	×		
0	0	0	0	1	×	×	×	×	×		
0	0	0	1	0	×	×	×	×	×		
0	0	0	1	1	×	X	X	×	×		
0	0	1	0	0	×	×	×	×	×		
0	0	1	0	1	×	×	×	×	×		
0	0	1	1	0	×	×	×	×	×		
0	0	1	1	1	×	×	×	×	×		
0	1	0	0	0	×	×	×	×	×		
0	1	0	0	1	×	×	×	×	×		
0	1	0	1	0	0	0	0	0	0		
0	1	0	1	1	0	0	0	0	1		
0	1	1	0	0	0	0	0	1	0		
0	1	1	0	1	0	0	0	1	1		
0	1	1	1	0	0	0	1	0	0		
0	1	1	1	1	0	0	1	0	1		
1	0	0	0	0	0	0	1	1	0		
1	0	0	0	1	0	0	1	1	1		
1	0	0	1	0	0	1	0	0	0		
1	0	0	1	1	0	1	0	0	1		
1	0	1	0	0	×	×	×	×	×		
1	0	1	0	1	×	×	×	×	×		
1	0	1	1	0	×	×	×	×	×		
1	0	1	1	1	×	×	×	×	×		
1	1	0	0	0	×	×	×	×	×		
1	1	0	0	1	×	×	×	×	×		
1	1	0	1	0	×	×	×	×	×		
1	1	0	1	1	×	×	×	×	×		
1	1	1	0	0	×	×	×	×	×		
1	1	1	0	1	×	×	×	×	×		
1	1	1	1	0	×	×	×	×	×		
1	1	1	1	1	×	×	×	×	×		
	$A_4 = 0$										

 $A_{4} = 0$   $A_{3} = \overline{v}_{3}v_{1}$   $\Rightarrow A_{2} = \overline{v}_{2} \oplus v_{1}$   $A_{1} = \overline{v}_{1}$   $A_{0} = v_{0}$ 

# a. Code

#### MUX.vhd

#### FourBitMUX.vhd


```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY FourBitMUX IS
        PORT (
                fourBitMuxIn1 : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                fourBitMuxIn2 : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                fourBitMuxSel : IN STD_LOGIC;
                fourBitMuxOut : OUT STD_LOGIC_VECTOR(4 DOWNTO 0)
        );
END ENTITY;
ARCHITECTURE arch OF FourBitMUX IS
        COMPONENT MUX
                PORT (
                        muxIn1 : IN STD_LOGIC;
                        muxSel : IN STD_LOGIC;
                        muxIn2 : IN STD_LOGIC;
                        muxOut : OUT STD_LOGIC
                );
        END COMPONENT;
BEGIN
        gen : FOR i IN 4 DOWNTO O GENERATE
                MUX2 : MUX PORT MAP(
                        muxSel => fourBitMuxSel,
                        muxIn1 => fourBitMuxIn1(i),
                        muxIn2 => fourBitMuxIn2(i),
                        muxOut => fourBitMuxOut(i)
                );
        END GENERATE;
END arch;
Comparator.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY Comparator IS
        PORT (
                compIn : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                compOut : OUT STD_LOGIC
        );
END ENTITY;
ARCHITECTURE behave OF Comparator IS
BEGIN
        -- Z = A+B(C+D)
        compOut <= compIn(4) OR (compIn(3) AND (compIn(2) OR compIn(1)));</pre>
END ARCHITECTURE;
CircuitA.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY CircuitA IS
        PORT (
                dIn : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                dOut : OUT STD_LOGIC_VECTOR(4 DOWNTO 0)
        );
END ENTITY:
```


```
ARCHITECTURE behave OF CircuitA IS
BEGIN
        -- V = 0
        dOut(4) <= '0';
        --W = B'*D
        dOut(3) <= NOT(dIn(3)) AND dIn(1);</pre>
        -- Y = C'D' + CD
        dOut(2) <= dIn(2) XNOR dIn(1);</pre>
        --X = D'
        dOut(1) <= NOT(dIn(1));</pre>
        --Z=E
        dOut(0) <= dIn(0);</pre>
END ARCHITECTURE;
BCD.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY BCD IS
        PORT (
                 c : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
        );
END BCD;
ARCHITECTURE behavior OF BCD IS
        SIGNAL HEX : STD_LOGIC_VECTOR(0 TO 6);
BEGIN
        HEXn <= NOT(HEX);</pre>
        WITH c SELECT
                HEX <= "1111110" WHEN "00000",
                 "0110000" WHEN "00001",
                 "1101101" WHEN "00010",
                 "1111001" WHEN "00011",
                 "0110011" WHEN "00100",
                 "1011011" WHEN "00101",
                 "1011111" WHEN "00110",
                 "1110000" WHEN "00111",
                 "1111111" WHEN "01000",
                 "1111011" WHEN "01001",
                 "0000000" WHEN OTHERS;
END behavior;
BCDDisplay.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY BCDDisplay IS
        PORT (
                V : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                HEXO : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6)
        );
END ENTITY;
```

```
SIGNAL z : STD_LOGIC;
        SIGNAL A, m : STD_LOGIC_VECTOR(4 DOWNTO 0);
        COMPONENT FourBitMUX IS
                PORT (
                         fourBitMuxIn1 : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                         fourBitMuxIn2 : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                         fourBitMuxSel : IN STD_LOGIC;
                         fourBitMuxOut : OUT STD_LOGIC_VECTOR(4 DOWNTO 0)
                );
        END COMPONENT;
        COMPONENT Comparator IS
                PORT (
                         compIn : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                         compOut : OUT STD_LOGIC
                 );
        END COMPONENT;
        COMPONENT CircuitA IS
                PORT (
                         dIn : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                         dOut : OUT STD_LOGIC_VECTOR(4 DOWNTO 0)
                );
        END COMPONENT;
        COMPONENT BCD IS
                PORT (
                         c : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                         HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
                 );
        END COMPONENT;
BEGIN
        comp : Comparator PORT MAP(
                compIn => V,
                 compOut => z
        );
        cirA : CircuitA PORT MAP(
                dIn => V,
                dOut => A
        );
        mux : FourBitMUX PORT MAP(
                 fourBitMuxIn1 => V,
                 fourBitMuxIn2 => A,
                fourBitMuxSel => z,
                fourBitMuxOut => m
        );
        HEX01 : BCD PORT MAP(c \Rightarrow "0000" \& z, HEXn \Rightarrow HEX1);
        HEXOO : BCD PORT MAP(c => m, HEXn => HEXO);
END ARCHITECTURE:
FA.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY Exc1 IS
```


```
PORT (
                a : IN STD LOGIC;
                b : IN STD_LOGIC;
                ci : IN STD_LOGIC;
                s : OUT STD_LOGIC;
                co : OUT STD_LOGIC
        );
END Exc1;
ARCHITECTURE arch OF Exc1 IS
BEGIN
        s <= a XOR b XOR ci;
        co <= (a AND b) OR (ci AND (a XOR b));</pre>
END ARCHITECTURE;
Exc2.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY Exc2 IS
        PORT (
                an : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                bn : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                cin : IN STD_LOGIC;
                HEXoO : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEXo1 : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEXo3 : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEXo5 : OUT STD_LOGIC_VECTOR(0 TO 6);
                error : OUT STD_LOGIC;
                sum : OUT STD_LOGIC_VECTOR(4 DOWNTO 0)
        );
END ENTITY;
ARCHITECTURE arch OF Exc2 IS
        SIGNAL cn : STD_LOGIC_VECTOR(4 DOWNTO 1);
        SIGNAL sn : STD LOGIC VECTOR(4 DOWNTO 0);
        SIGNAL errorA, errorB : STD_LOGIC;
        COMPONENT FA IS
                PORT (
                        a : IN STD_LOGIC;
                        b : IN STD_LOGIC;
                        ci : IN STD_LOGIC;
                        s : OUT STD_LOGIC;
                        co : OUT STD_LOGIC
                );
        END COMPONENT;
        COMPONENT BCDDisplay IS
                PORT (
                        V : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                        HEXO : OUT STD_LOGIC_VECTOR(0 TO 6);
                        HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6)
                );
        END COMPONENT;
        COMPONENT BCD IS
                PORT (
                        c : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                        HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
                );
        END COMPONENT;
```

```
COMPONENT Comparator IS
                  PORT (
                            compIn : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                            compOut : OUT STD_LOGIC
                   );
         END COMPONENT;
BEGIN
         HEX5 : BCD PORT MAP(c \Rightarrow '0' & an, HEXn \Rightarrow HEXo5);
         HEX3 : BCD PORT MAP(c \Rightarrow '0' & bn, HEXn => HEXo3);
         FAO : FA PORT MAP(
                   a \Rightarrow an(0),
                  b \Rightarrow bn(0),
                   ci => cin,
                   s \Rightarrow sn(0),
                   co \Rightarrow cn(1)
         );
         gen : FOR i IN 1 TO 3 GENERATE
                  FAn : FA PORT MAP(
                            a \Rightarrow an(i),
                            b => bn(i),
                            ci => cn(i),
                            s \Rightarrow sn(i),
                            co \Rightarrow cn(i + 1)
                   );
         END GENERATE;
         sn(4) <= cn(4);
         sum <= sn;</pre>
         BCDHEX : BCDDisplay PORT MAP(V => sn, HEXO => HEXoO, HEX1 => HEXo1);
         errorLED0 : Comparator PORT MAP(compIn => '0' & an, compOut => errorA);
         errorLED1 : Comparator PORT MAP(compIn => '0' & bn, compOut => errorB);
         error <= errorA OR errorB;</pre>
END ARCHITECTURE;
```







MUX




4-bit MUX




Comparator




Circuit A




BCD MUX



BCD Decoder



Full adder



Top level

# 3. Known how to program BCD adder

#### a. Code


```
BCD.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY BCD IS
        PORT (
                c : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
                HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
        );
END BCD;
ARCHITECTURE behavior OF BCD IS
        SIGNAL HEX : STD_LOGIC_VECTOR(0 TO 6);
BEGIN
        HEXn <= NOT(HEX);</pre>
        WITH c SELECT
                HEX <= "1111110" WHEN "00000",
                "0110000" WHEN "00001",
                "1101101" WHEN "00010",
                "1111001" WHEN "00011",
                "0110011" WHEN "00100",
                "1011011" WHEN "00101",
                "1011111" WHEN "00110",
                "1110000" WHEN "00111",
                "111111" WHEN "01000",
                "1111011" WHEN "01001",
                "0000000" WHEN OTHERS;
END behavior;
Exc3.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY Exc3 IS
        PORT (
                an : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                bn : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                cin : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
                HEXo0 : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEXo1 : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEXo3 : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEXo5 : OUT STD_LOGIC_VECTOR(0 TO 6);
                sum : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
                error : OUT STD_LOGIC
        );
END ENTITY;
ARCHITECTURE arch OF Exc3 IS
        SIGNAL sn : STD_LOGIC_VECTOR(4 DOWNTO 0);
        SIGNAL digit1, digit0 : STD_LOGIC_VECTOR(4 DOWNTO 0);
        COMPONENT BCD IS
                PORT (
                        c : IN STD LOGIC VECTOR(4 DOWNTO 0);
                        HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
                );
```


```
END COMPONENT;
BEGIN

HEX5 : BCD PORT MAP(c => '0' & an, HEXn => HEXo5);
HEX3 : BCD PORT MAP(c => '0' & bn, HEXn => HEXo3);


sn <= STD_LOGIC_VECTOR(unsigned('0' & an) + unsigned('0' & bn) + unsigned(cin));
digit1 <= STD_LOGIC_VECTOR(unsigned(sn) / 10);
digit0 <= STD_LOGIC_VECTOR(unsigned(sn) MOD 10);

HEX01 : BCD PORT MAP(c => digit1, HEXn => HEXo1);
HEX00 : BCD PORT MAP(c => digit0, HEXn => HEXo0);
sum <= sn;
error <= '1' WHEN (unsigned(an) > 9 OR unsigned(bn) > 9) ELSE '0';
END ARCHITECTURE;
```





BCD MUX



Top level

The circuit is simplier when relying more on the VHDL compiler.

# 4. Known how to program a master-slave D flip-flop

#### a. Code


#### DFFn.vhd


```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY DFFn IS
        PORT (
                DClk, Din : IN STD_LOGIC;
                DQ : OUT STD_LOGIC
        );
END DFFn;
ARCHITECTURE Structural OF DFFn IS
        SIGNAL R_g, S_g, Qa, Qb, S, R : STD_LOGIC;
        ATTRIBUTE KEEP : BOOLEAN;
        ATTRIBUTE KEEP OF R_g, S_g, Qa, Qb : SIGNAL IS TRUE;
BEGIN
        S <= Din;
        R <= NOT(Din);</pre>
        R_g <= R AND DClk;</pre>
        S_g <= S AND DClk;
        Qa <= R_g NOR Qb;
        Qb <= S_g NOR Qa;
        DQ <= Qa;
END Structural;
```

#### Exc4.vhd


```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY Exc4 IS
        PORT (
                 D, Clk : IN STD_LOGIC;
                 Q : OUT STD_LOGIC
        );
END Exc4;
ARCHITECTURE arch OF Exc4 IS
        SIGNAL Qm : STD_LOGIC;
        COMPONENT DFFn IS
                 PORT (
                          DClk, Din : IN STD_LOGIC;
                          DQ : OUT STD_LOGIC
                 );
        END COMPONENT;
BEGIN
        DFF1 : DFFn PORT MAP(DClk \Rightarrow NOT(Clk), Din \Rightarrow D, DQ \Rightarrow Qm);
        DFFO : DFFn PORT MAP(DClk => Clk, Din => Qm, DQ => Q);
END ARCHITECTURE;
```

# b. Waveform





D flip-flop



Top level

5. Known how to program a master-slave D flip-flopCompare the different behavior of the three storage elements: a gated D latch, a positive-edge triggered D flip-flop, and a negative-edge triggered D flip-flop.

#### a. Code

```
DL.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY DL IS
       PORT (
                DLin, DLClk : IN STD_LOGIC;
                DLQ : OUT STD_LOGIC);
END DL;
ARCHITECTURE Behavior OF DL IS
BEGIN
        PROCESS (DLin, DLClk)
        BEGIN
                IF DLClk = '1' THEN
                      DLQ <= DLin;
                END IF;
        END PROCESS;
END Behavior;
DFFn.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY DFFn IS
       PORT (
                DClk, Din : IN STD_LOGIC;
                DQ : OUT STD LOGIC
        );
END DFFn;
ARCHITECTURE Structural OF DFFn IS
BEGIN
        PROCESS (DClk)
        BEGIN
                IF rising_edge(DClk) THEN
                        DQ <= Din;
                END IF;
        END PROCESS;
END Structural;
Exc5.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY Exc5 IS
       PORT (
                D, Clk : IN STD_LOGIC;
                Qa, Qb, Qc : OUT STD_LOGIC
        );
END Exc5;
ARCHITECTURE arch OF Exc5 IS
```

COMPONENT DL IS

```
PORT (

DLin, DLClk : IN STD_LOGIC;
DLQ : OUT STD_LOGIC);

END COMPONENT;


COMPONENT DFFn IS


PORT (


Din, DClk : IN STD_LOGIC;
DQ : OUT STD_LOGIC;
END COMPONENT;

BEGIN

DFF2 : DL PORT MAP(DLin => D, DLClk => Clk, DLQ => Qa);
DFF1 : DFFn PORT MAP(Din => D, DClk => Clk, DQ => Qb);
DFF0 : DFFn PORT MAP(Din => D, DClk => NOT(Clk), DQ => Qc);
END ARCHITECTURE;
```







Top level

# 6. Apply all the previous experiments

#### a. Code

```
DFFn.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY DFFn IS
        PORT (
                Din, DClk, Drst : IN STD_LOGIC;
                DQ : OUT STD_LOGIC);
END DFFn;
ARCHITECTURE Behavior OF DFFn IS
BEGIN
        PROCESS (Drst, DClk)
        BEGIN
                IF rising_edge(DClk) THEN
                        DQ <= Din;
                END IF;
                IF Drst = '1' THEN
                       DQ <= '0';
                END IF;
        END PROCESS;
END Behavior;
EightBitReg.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY EightBitReg IS
        PORT (
                EBRClk, EBRrst : IN STD_LOGIC;
                EBRD : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                EBRQ : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
END EightBitReg;
ARCHITECTURE arch OF EightBitReg IS
        COMPONENT DFFn IS
                PORT (
                        Din, DClk, Drst : IN STD_LOGIC;
                        DQ : OUT STD_LOGIC);
        END COMPONENT;
BEGIN
        gen : FOR i IN 7 DOWNTO 0 GENERATE
                DFFs : DFFn PORT MAP(Din => EBRD(i), DClk => EBRClk, Drst => EBRrst, DQ => EBRQ(i));
        END GENERATE;
END ARCHITECTURE;
HEXDisplay.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY HEXDisplay IS
        PORT (
                c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
        );
END HEXDisplay;
```

```
ARCHITECTURE behavior OF HEXDisplay IS
        SIGNAL HEX : STD_LOGIC_VECTOR(0 TO 6);
BEGIN
        HEXn <= NOT(HEX);</pre>
        WITH c SELECT
                HEX <= "1111110" WHEN "0000",
                "0110000" WHEN "0001",
                "1101101" WHEN "0010",
                "1111001" WHEN "0011",
                "0110011" WHEN "0100",
                "1011011" WHEN "0101",
                "1011111" WHEN "0110",
                "1110000" WHEN "0111",
                "1111111" WHEN "1000",
                "1111011" WHEN "1001",
                "1110111" WHEN "1010",
                "0011111" WHEN "1011",
                "1001110" WHEN "1100",
                "0111101" WHEN "1101",
                "1001111" WHEN "1110",
                "1000111" WHEN "1111",
                "0000000" WHEN OTHERS;
END behavior; -- behavior
Exc6.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY Exc6 IS
        PORT (
                ClkN, rstN : IN STD LOGIC;
                D : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                cout : OUT STD LOGIC;
                HEX5 : OUT STD LOGIC VECTOR(0 TO 6);
                HEX4 : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEX3 : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEX2 : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6);
                HEXO : OUT STD_LOGIC_VECTOR(0 TO 6)
        );
END Exc6;
ARCHITECTURE arch OF Exc6 IS
        SIGNAL sum : STD_LOGIC_VECTOR(8 DOWNTO 0);
        SIGNAL Q : STD_LOGIC_VECTOR(7 DOWNTO 0);
        SIGNAL Clk, rst : STD_LOGIC;
        COMPONENT EightBitReg IS
                PORT (
                        EBRClk, EBRrst : IN STD_LOGIC;
                        EBRD : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                        EBRQ : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
                );
        END COMPONENT;
        COMPONENT HEXDisplay IS
                PORT (
                         c : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                         HEXn : OUT STD_LOGIC_VECTOR(0 TO 6)
                );
```

```
END COMPONENT;

BEGIN

Clk <= NOT(clkN);

rst <= NOT(rstN);

sum <= STD_LOGIC_VECTOR(unsigned('0' & Q) + unsigned('0' & D));

EBR : EightBitReg PORT MAP(EBRClk => Clk, EBRrst => rst, EBRD => D, EBRQ => Q);

HEXO5 : HEXDisplay PORT MAP(c => sum(7 DOWNTO 4), HEXn => HEX5);

HEXO4 : HEXDisplay PORT MAP(c => sum(3 DOWNTO 0), HEXn => HEX4);

HEXO3 : HEXDisplay PORT MAP(c => D(7 DOWNTO 4), HEXn => HEX3);


HEXO2 : HEXDisplay PORT MAP(c => D(3 DOWNTO 0), HEXn => HEX2);


HEXO1 : HEXDisplay PORT MAP(c => Q(7 DOWNTO 4), HEXn => HEX1);


HEXO0 : HEXDisplay PORT MAP(c => Q(3 DOWNTO 0), HEXn => HEX0);

cout <= sum(8);


END ARCHITECTURE;
```







HEX display decoder



Top level