# **SystemVerilog Verification**

NYCU-EE IC LAB Autumn 2023

Lecturer: Jui-Huang Tsai



#### **Outline**

#### ✓ Section 1 Functional Coverage

- Coverpoint & Covergroup
- Specifying sample event timing
- Bin creation
- Options
- Coverage measurement

#### **✓** Section 2 Assertion

- What is assertion
- Assertion types
- Sequence & Properties



#### **Outline**

### ✓ Section 1 Functional Coverage

- Coverpoint & Covergroup
- Specifying sample event timing
- Bin creation
- Options
- Coverage measurement

#### **✓ Section 2 Assertion**

- What is assertion
- Assertion types
- Sequence & Properties



## Coverage






Fig. 9.2 Coverage flow




# **Code Coverage**

- ✓ Statement (line) coverage
- ✓ Block coverage
- ✓ Conditional/Expression coverage
- ✓ Branch/Decision coverage
- ✓ Toggle coverage
- **✓ FSM** coverage









# **Functional Coverage**

- ✓ Sample points are known as cover point
- ✓ A cover point can be an integral variable or an integral expression.
- ✓ Multiple cover points <u>sample at the same time</u> are placed together in a cover group
- ✓ A cover group can sample any visible variable directly such as program variables, signals from an interface, or any signal in the design (using a hierarchical reference). (see <u>Appendix A</u>.)

# **Functional Coverage Example**

```
≡ CHECKER.sv 9+ ●
C: > Users > anson > Desktop > ≡ CHECKER.sv
  1 module Checker(~);
  2 logic [9:0] stock price 2330;
     logic [9:0] stock price 2454;
          Suppose maximum stock_price_2330 is 1023, (10 bits)
          however it is 255 now
          we only care about if stock price 2330 will go to 0
          (go to hell)
          Today is 2022/11/24 2330: 496, 2454: 728
      covergroup ETF 0050 @(posedge wake up at 9 am);
 11
          Stock1 : coverpoint stock_price_2330
 12
 13
               bins hell = \{[0:495]\};
 14
 15
               bins paradise = {[496:1023]};
          Stock2: coverpoint stock price 2454
 17
               bins hell = \{[0:727]\};
 19
               bins paradise = {[728:1023]};
 21
      endgroup
 22
      // remember to do this
      ETF 0050 ETF my dream = new();
 25
      endmodule
 27
```

# Functional Coverage in SystemVerilog

#### ✓ Create a cover group which encapsulates:

- Group of cover points
- Bins definitions
- Coverage goal
- Defining Coverage bins sample timing
- Track progress



# **Specifying Sample Event Timing**

- ✓ Define sample\_event in coverage\_group
- √ Valid sample\_event\_definition:
  - @([specified\_edge] signals | variables)
- ✓ Bins are updated synchronously as the sample\_event occurs
  - Can also use cov\_object.sample() to update the bins

```
covergroup cov_grp @(negedge clk);
cov_p1: coverpoint a;
endgroup

cov_grp cov_inst = new();
```

```
covergroup cov_grp;
cov_p1: coverpoint a;
endgroup
cov_grp cov_inst = new();
(negedge clk) cov_inst.sample();
```



### **IFF**

#### Event control

Only be triggered when the expression after iff is true

```
1 @(posedge clk iff(valid));
2 //do_something;
```

#### Good for sampling

```
// Example 1
28
     covergroup cg1 @(posedge clk iff(!reset));
29
         coverpoint var_1;
30
     endgroup
31
32
33
    // Example 2
     covergroup cg2 @(posedge clk);
34
         coverpoint var_1 iff(!reset);
35
     endgroup
36
```



# **How Is Coverage Information Gather**

- ✓ SystemVerilog automatically creates a number of bins for cover point.
- ✓ By default, NC-Verilog automatically creates default 64 bins.
  - Values are equally distributed in each bin
    - 3-bit variable  $\rightarrow$  8 possible values  $\rightarrow$  8 auto bins will be created
    - 16-bit variable → 65536 possible values → each auto bin covers 1024 values
  - Option auto\_bin\_max specifies the maximum number of bins to create.
    - {option.auto\_bin\_max = your\_def }



### What is bins?

✓ What is bins? bins is a container for each value in the given range of possible values of a coverage point variable.

#### ✓ Without auto\_bin\_max:

Coverage is :

```
# of bins covered (have at_least hits)
```

# of total bins

#### **✓** With auto\_bin\_max:

(auto\_bin\_max limit the number of bins used in the coverage calculation)

Coverage is :

```
# of bins covered (have at_least hits)
```


min (possible values for data type | auto\_bin\_max)



# **Coverage Measurement Example**

- **✓** Each covergroup contributes equally
- ✓ Within covergroup, each coverpoint/cross block contributes equally
- **✓** Attributes change contributions

#### Design



Cover Group 2 coverpoint% x .33 + coverpoint% x .33 + cross % x .33 = group coverage %

Group 1 % x 0.5 + Group 2 % x 0.5 = Coverage Percent



#### **User-Defined Bin**

- Define state bins using a range
- Define transition bins using state transitions

```
□covergroup MyCov @(cov event);
         coverpoint port number{
             bins s0 = \{[0: 7]\};
                                                //creates 1 state bin
             bins s1 [] = \{[8:15]\};
                                                //creates 8 state bins
                                                //a \, \text{bin array s1[8]} \sim \text{s1[15]}
              ignore_bins ignore = {16,20}; //ignore if hit
              illegal bins bad = default; //error message if hit
             bins t0 = (0=>8, 9=>0); //creates 1 transition bin
10
11
             bins t1 [] = ([0:8]=>[8:15]); //creates 72 transition bins 9*8=72
             bins other trans = default;
                                             //all other transitions
12
13
14
15
     endgroup
                                        (0 \Rightarrow 8), (0 \Rightarrow 9), \dots (8 \Rightarrow 15)
```

#### **Transition Bins**

```
≡ CHECKER.sv 9+ ●
module Checker(~);
  2 logic [9:0] stock_price_2330;
  3 logic [10:0] stock price 2454;
          2330 Highest: 688
          2454 Highest: 1215 // over flow
      covergroup ETF 0050 @(posedge wake_up_at_9_am);
          Stock1 : coverpoint stock_price_2330
 10
 11
             bins go to hell = (688 => 0);
             bins go to paradise = (0 \Rightarrow 1023);
 12
 13
          Stock2: coverpoint stock price 2454
 15
             bins go to hell = (1023 => 0);
 16
 17
             bins go to paradise = (0 => 1023);
 19
      endgroup
      // remember to do this
 21
      ETF_0050 ETF_my_dream = new();
 22
 23
      endmodule
```



# Why ignore bins

**✓** Exclude values that overlap with the explicit bins

```
coverpoint p {
   bins exp[]= {[1:100]};
   ignore_bins ign = {23,45,67};
}
```

```
coverpoint p {
  bins exp[]= {[1:22],[24:44],[46:66],[68:100]};
}
```

# **Cross Coverage Bin Creation (Automatic)**

✓ NC-Verilog automatically creates cross coverage bins

```
logic [2:0] opa; // 0 - 7
39
     logic [2:0] opb; // 0 - 7
40
41
     covergroup cov1@(posedge clk);
42
         coverpoint opa;
43
         coverpoint opb;
44
         cross opa, opb; // (a, b) = (0, 0), (0, 1), (0, 2), ...(7, 7)
45
         // total = 8*8 = 64 \Rightarrow 6 bit
46
     endgroup
```

**✓** Cross bins for all combinations of the individual state



# **Coverage Options**

- ✓ SystemVerilog defines a set of options. Options control the behavior of the cover group, coverpoint, and cross.
- ✓ Most of the options can be set procedurally after a cover group has been instantiated.

Ref: http://svref.renerta.com/sv00124.htm

# **Important Coverage Options**

## ✓ at\_least(1):

Minimum number of times for a bin to be hit to be considered covered

#### auto\_bin\_max(64):

- Maximum number of bins that can be created automatically
- Each bin contains equal number of values

## ✓ per\_instance(0):

Keeps track of coverage for each instance when it is set true

# **Coverage Options Example**

✓ The syntax of specifying options in the covergroup: option.option\_name = expression;

```
covergroup address_cov () @ (posedge ce);
      option.name = "address cov";
 8
      option.comment = "This is cool";
      option.per instance = 1;
10
      option.goal = 100;
      ADDRESS : coverpoint addr {
12
        option.auto_bin_max = 100;
13
14
15
      ADDRESS2 : coverpoint addr2 {
16
        option.auto bin max = 10;
17
18
    endgroup
```

option



# **Determining Coverage Progress**

√ \$get\_coverage() returns testbench coverage percentage as a real value

```
repeat (10) begin
  addr = $urandom_range(0,7);
  // Sample the covergroup
  my_cov.sample();
  #10;
end
// Stop the coverage collection
my_cov.stop();
// Display the coverage
$display("Instance coverage is %e",my_cov.get_coverage());
```



## Outline

## **✓** Section 1 Functional Coverage

- Coverpoint & Covergroup
- Specifying sample event timing
- Bin creation
- Options
- Coverage measurement


#### ✓ Section 2 Assertion

- What is assertion
- Assertion types
- Sequence & Properties



### What is Assertion?

- ✓ An assertion is a design condition that you want to make sure never violates.
  - Assertion can be written in Verilog, but it's a lot of extra code





To test for a sequence of events requires several lines of Verilog code

- Difficult to write, read and maintain
- Cannot easily be turned off during reset or other don't care times

```
always @(posedge reg) begin
  @(posedge clk) ; // synch to clock
  fork: watch for ack
    parameter N = 3;
    begin: cycle counter
      repeat (N) @(posedge clk);
      $display("Assertion Failure", $time);
      disable check ack;
    end // cycle counter
    begin: check ack
      @(posedge ack)
      $display("Assertion Success", $time);
      disable cycle counter;
    end // check ack
  join: watch for ack
end
```



# Verilog Assertion

# A checking function written in Verilog looks like RTL code

- Synthesis compiler can't distinguish the hardware model from the embedded checker code
- To hide the checker code from synthesis, need more extra effort

```
if (if condition)
                                    RTL code
   // do true statements
                                                   How many engineer's will go to
else
                                                   this much extra effort to add
//synthesis translate off
                                                     embedded checking to an
if (!if condition)
                                   checker code
                                                      if...else RTL statement?
//synthesis translate on
   // do the not true statements
                                       RTL code
//synthesis translate off
else
                                                            checker code
   $display("if condition tested either an X or Z");
//synthesis translate on
```

# SystemVerilog Assertions

## ✓ SystemVerilog assertions have several advantages

- Concise syntax
- Ignore by synthesis
- Can be disabled
- Can have severity level

# ✓ Some SystemVerilog constructs have built-in assertions-like checking!

- always\_comb / always\_ff
- Unique case / unique if ... else
- Enumerated variables
- By using this constructs, designer get the advantage of selfchecking code without the need of assertions!



## **Assertion Severity Levels**

```
ReadCheck: assert (data == correct_data)

else $error("memory read error");


Igt10: assert (I > 10)


else $warning("I has exceeded 10");
```



# ## Cycle Delays

#### √ ## represents a "cycle delay"








A ##[2:\$] B

"A happens then 2 or more cycles later in



# Repetition operator

✓ Repetition operator [\*N]





# SystemVerilog Assertions


- ✓ SystemVerilog has two types of assertions.
- ✓ Immediate assertions test for <u>a condition</u> at the current time, combinational signals.

```
always @ (state)
assert ($onehot(state)) else $fatal;

generate a fatal error state
variable is not a one-hot value

An immediate assertion is the same as an if...else statement, but with assertion controls
```

✓ Concurrent assertions test for <u>a sequence of events</u> over multiple clock cycles, sequential signals.





#### **Immediate Assertions**

# ✓ A test of an expression when the moment the statement is executing

[name:] assert (expression) [pass\_statement] [else fail\_statement]

- May be used in initial, always, tasks, and functions
- Performs a Boolean true/false test
- Evaluates the test at the instant the assert statement is executed

```
always @(negedge reset)
a_fsm_reset: assert (state == LOAD)
    $\display("FSM reset in \%m passed");
else
    $\display("FSM reset in \%m failed");
```

The name is optional:

- Creates a named hierarchy scope that can be displayed with %m
- Provides a way to turn off specific assertions



#### **Concurrent Assertions**

# ✓ Test for a sequence of events spread over multiple clock cycles

[name:] assert property (property\_spec) [pass\_statement] else [fail\_statement]

- The property\_spec describes a sequence of events
- May be used in initial, always, or stand-alone

```
always @ (posedge clock)

if (State == FETCH)

ap_req_gnt: assert property (p_req_gnt) passed_count++; else $fatal;

property p req gnt;

@ (posedge clock) request ##3 grant ##1 !request ##1 !grant;
endproperty: p_req_gnt

request must be true immediately, grant must be true 3 clocks cycles later, followed by request being false, and then grant being false
```



# **Property Spec**

### ✓ The argument to assert property() is a property spec

Contains the definition of a sequence of events

```
ap_Req2E: assert property (pReq2E) else $error;

property (pReq2E);

@ (posedge clock) (request ##3 grant ##1 (qABC and qDE));
endproperty: pReq2E
```

A complex property can be built using sequence blocks

```
sequence qABC;
(a ##3 b ##1 c);
endsequence: qABC
```

```
sequence qDE;
(d ##[1:4] e);
endsequence: qDE
```

A simple sequence can also be specify in assert

```
always @ (posedge clock)

if (State == FETCH)

assert property (request ##1 grant) else $error;

The clock cycle can be inferred from where the assertion is called
```



# **Implication**

#### √ Overlapped |->

 S1 | -> S2, If the sequence S1 matches, then sequence S2 must also matches at the same cycle


#### ✓ Non-overlapped |=>

 S1 | => S2, If the sequence S1 matches, then at the next cycle, sequence S2 must also matches


## Preconditioned with an implication operator

 If the condition is true, sequence evaluation starts immediately (I->) or next cycle (I=>), otherwise it acts as if it succeeded

```
property p req ack;
 @(posedge clk) mem en |-> (req ##2 ack);
endproperty: p req ack
```




```
property p req ack;
 @(posedge clk) mem en |=> (req ##2 ack);
endproperty: p req ack
```



# **Combining Sequences**

#### ✓ and

s1 and s2, succeeds if s1 and s2
 succeed. The end time is the end of
 the sequence that terminates last




#### **✓** intersect

 s1 intersect s3, succeeds if s1 and s3 succeed and if end time of s1 is the same with the end of s3

#### ✓ Or

 s1 or s4, succeeds whenever at least one of two operands s1 and s4 is evaluated to true

#### Intersect vs And



# **Assertion System Functions**

#### √ \$rose

 asserts that if the variable changes from 0 to 1 between one posedge clock and the next, detect must be 1 on the following clock.

```
assert property
    (@(posedge clk) $rose(in) |=> detect);
```



 asserts that if the variable changes from 1 to 0 between one posedge clock and the next, detect must be 1 on the following clock

```
assert property
  (@(posedge clk) $fell(in) |=> detect);
```



# **Assertion System Functions**

#### √ \$stable

states that data shouldn't change while enable is 0.


```
assert property
(@(posedge clk) enable == 0 |=> $stable(data));
```

## √ \$past

provides the value of the signal from the previous clock cycle

```
$past(signal_name, number of clock cycles)
property p;
  @(posedge clk) b |-> ($past(a,2) == 1);
endproperty
```

# **Assertion Building Blocks**





# **Appendix A - Cover point Expression**

- ✓ Using XMR (cross module reference)
  - Cover\_xmr: coverpoint top.DUT.Submodule.bus\_address;
- ✓ Part select
  - Cover\_part: coverpoint bus\_address[31:2];
- **✓** Expression
  - Cocver\_exp: coverpoint (a\*b);
- **✓** Function return value
  - Cover\_fun: coverpoint funcation\_call();

http://www.testbench.in/CO\_05\_COVERPOINT\_EXPRESSIO N.html



## **Automatic State Bin Creation Example**

### ✓ Bin name is "auto[value\_range]"

The value\_range are the value which triggered that bin

```
program automatic test(busifc.TB ifc);
38
         class Transaction:
39
             rand bit [31:0] data;
           → rand bit [ 2:0] port;
40
         endclass
         covergroup CovPort;
43
44
             coverpoint tr.port;
45
         endgroup
46
47
         initial begin
             Transaction tr:
48
49
             CovPort ck;
             tr = new();
50
51
             ck = new();
             repeat (32) begin
53
                 @ifc.cb;
54
                 assert(tr.randomize());
                 ifc.cb.port <= tr.port;</pre>
                 ifc.cb.data <= tr.data;
57
                 ck.sample();
58
             end
         end
     endprogram
```

```
// Transaction to be sampled~
// Instantiate group

// wait a cycle
// Create a Transaction
// Transmit onto interface

// Gather coverage
```

```
Coverpoint Coverage report
CoverageGroup: CovPort
    Coverpoint: tr.port
Summary
   Coverage: 87.50
    Goal: 100
    Number of Expected auto-bins: 8
    Number of User Defined Bins: 0
    Number of Automatically Generated Bins: 7
    Number of User Defined Transitions: 0
    Automatically Generated Bins
    Bin
                  # hits
                             at least
    auto[1]
    auto[2]
    auto[3]
    auto[4]
    auto[5]
    auto[6]
    auto[7]
```

where is auto[0]?



#### Reference

#### ✓ Website:

- <a href="http://www.testbench.in/">http://www.testbench.in/</a>
- http://www.asic-world.com/systemverilog/tutorial.html
- http://www.doulos.com/knowhow/sysverilog/tutorial/assertions/
- Coverage
- Option

#### ✓ Textbook:

 "SystemVerilog for Verification: A Guide to Learning the Testbench Language Features" 3rd ed. 2012 Edition, by Chris Spear (e-book is available in NCTU library.)