



# Report


## 1. Core to IO boundary :




## 2. Core Ring :




## 3. Post-Route setup time analysis :




#### 4. Post-Route hold time analysis :




#### 5. DRC result :




## 6. LVS result :



## 7. Post Layout simulation result :



## 8. Power result :



## 9. IR Drop Results :

把utilization調小，調到50%，多加一點core power pad，每邊各兩組，共8組core power pad，Stripe的數量調多。

