Introduction to JasperGold SuperLint

Presenter: Jui-Huang Tsai 2023.11.28





Outline

- Lint / Auto-Formal Categories
- Basic Lint / Auto-Formal Execution Steps
- How to use
- Summary
- Reference





Lint Categories (1/3)

NAMING

Checks naming conventions on RTL elements, for example modules, instances functions, etc.
 based on a rules file defined by user

FILEFORMAT

 Checks file formatting to make files portable and reusable, for example, file name different from module name

CODINGSTYLE

Checks to ensure there are no semantic and functional issues in the code, for example,
 unconnected ports, unused and unassigned variables, or undriven signals

SIM SYNTH

Checks for scenarios that can cause mismatch between pre and post synthesis simulation results,
 for example, incomplete sensitivity list





LINT Categories (2/3)

SYNTHESIS

• Checks for constructs that are not synthesizable, for example, the Initial statement to initialize the signal in Verilog code can result in unpredictable synthesis behavior

STRUCTURAL

Checks for design structures that can cause functional or downstream tool issues, for example,
 Flip-Flops missing resets

RACES

 Checks for simulation race condition scenarios. Race conditions occur when two events (with event order dependent code) take place at the same simulation time. For example, read and write on the same register in different always blocks






LINT Categories (3/3)

CONNECTIVITY

 Checks for the connectivity path provided with the config_rtlds –connectivity command. For example, mandatory connections between two nodes in the design

BLACKBOX

- Checks for blackbox related scenarios while elaborating the design. For example, explicit blackboxing of module/instance due to the -bbox_m/-bbox_i options passed to the elaborate command
- For more information, please refer to "Superlint Checks Reference"







Auto-Formal Categories (1/2)

- AUTO FORMAL OVERFLOW
 - Overflow in assignments, expressions, divide by zero scenarios and shift operations
- AUTO FORMAL BUS
 - Bus contention and floating
- AUTO_FORMAL_CASE
 - Priority/Unique and default case reachability
- AUTO_FORMAL_COMBO_LOOP
 - Detection of combo loops
- AUTO_FORMAL_DEAD_CODE
 - RTL code block reachability





Auto-Formal Categories (2/2)

- AUTO FORMAL FSM DEADLOCK LIVELOCK
 - o FSM deadlock (there is no outgoing path) and FSM livelock (there is no path back to initial state)
- AUTO_FORMAL_FSM_REACHABILITY
 - Unreachable FSM transitions
- AUTO FORMAL OUT OF BOUND INDEXING
 - Index out of range
- AUTO_FORMAL_SIGNALS
 - Stuck-at, signal deadlock, signal not toggled
- AUTO_FORMAL_X_ASSIGNMENT
 - A reachable X-assignment was found





Basic Lint / Auto-Formal Execution Steps

- 1. Configure Rules
- 2. Analyze and Elaborate RTL
- 3. Design Configuration (Auto Formal Only)
- 4. Run Checks
- 5. Analysis and Debug
- 6. Create Waivers
- 7. Generate Reports





Configure Rules (1/2)

- Rules file contains the list of all LINT rules
 - lint_rule.def
- Customizations
 - Category names
 - Rules included in each category
 - Enable or disable a category
 - Severity
 - Short message
 - Rule name
 - Specific parameter for a rule, for example, pattern for naming convention rules.





Configure Rules (2/2)

You can edit the file (lint_rule.def) to adjust lint and auto-formal configuration

```
Category name
```

```
category SYNTHESIS
{
   MOD_NR_EVRP {severity=Error} {msg="%s %s contains event specification which cannot be synthesized"}
   MOD_NR_FKJN {severity=Error} {msg="%s %s contains non-synthesizable fork-join constructs"}
   MOD_NR_SPFY {severity=Error} {msg="The module '%s' contains non-synthesizable specify block"}
   Rule name   Severity   Short Message
```





Analyze and Elaborate RTL

- % analyze -sv -f 01 RTL/design.f
- % elaborate -top smc_veneer \${DESIGN}





Design Configuration (Auto Formal Only)


- Clock and reset definition
 - clock –infer |<specify_clock/s> : Clock Definition
 - reset <specify_reset_signals> : Reset Definition
- Signal configuration required to configure the environment
 - check_superlint -signal (-constant {{signal_name value}+}...
 - assume –env {...}





Run Checks


- % check superlint -extract
- GUI







Analysis and Debug








Analysis and Debug – Grouping Feature (Lint)




"Input port 'inf.C_gata_r[03:40]" or top-level gesign-unit is not registered"
"Input port 'inf.D[11:0]" of top-level design-unit is not registered"








Analysis and Debug - Using Schematic (Lint)











Analysis and Debug – Visualize Waveform (Auto-Formal) (1/2)











Analysis and Debug – Visualize Waveform (Auto-Formal) (2/2)










Analysis and Debug – Using FSM Graph










Create Waivers

- Some Warning/Error may can be ignored
- Will be removed from the violation messages view tree













Design Setup

Generate Report










How to use

- The file we need
 - jg_superlint.tcl
 - lint_rule.def
 - o design.f
 - Put all the design file name into this file
- ./06_superlint










This bottom can reload whole design again

Startup







Reference

- rak_jasper_superlint_auto_formal_lab_instructions
- rak_jasper_superlint_auto_formal_overview
- rak_jasper_superlint_lint_lab_instructions
- rak_jasper_superlint_lint
- 2023 Autumn ICLAB Lab09/Lab10



