

```

1  ; ***** USART Module : Polling Transmission
2  ;=====
3  ; DEFINITIONS
4  ;=====
5      PROCESSOR PIC16F628
6      #include <P16F628.INC>
7      _CONFIG    _CP_OFF & _MCLRE_ON & INTRC_OSC_NOCLKOUT & _LVP_OFF
8      & _WDT_OFF
9  #define NL      0x0A      ; New Line
10 #define FF      0x0C      ; Form feed
11 #define CR      0x0D      ; Carriage return
12 ;=====
13 ; VARAIBLES
14 ;=====
15      cblock      0x20
16          count
17          count0
18          count1
19          count2
20          temp
21          buffer
22          index
23      endc
24 ;=====
25 ; RESET and INTERRUPT VECTORS
26 ;=====
27      ORG          0x00
28      goto         main
29      ORG          0x04
30      retfie
31
32 Main:      call     init
33 Message_loop:
34      movlw       0x00
35      movwf       index
36      call        send_message
37
38      movlw       .250
39      call        DelaymS
40
41      goto        Message_loop
42
43 ; this subroutine sends a string of many characters from a look-up table
44 'message'
45 send_message:
46      movf        index,w
47      call        message      ; get character from the message table
48      movwf       buffer
49      movlw       0xFF
50      subwf       buffer,w      ; check if we are at the end of message?
51      btfsc       STATUS,Z
52      return
53 TX:      incf     index,f
54      btfss       PIR1,TXIF      ; TXIF='1' if the TXREG is empty
55      goto        TX
56      movf        buffer,w
57      movwf       TXREG
58      goto        send_message ; go back and do it again
59
60 message:
61      addwf       PCL,f
62      DT          NL,"EEGE 380 Microprocessors",NL,CR
63      DT          "Learning PIC16F628 is fun :="",NL,CR,0xFF
64
65 init:
66      ;Initialization of USART module
67      banksel     CMCON

```

```

67      movlw    .7
68      movwf    CMCON    ; disable analog comparator
69      banksel  TRISA
70      movlw    0x00
71      movwf    TRISA
72      ; Bits 1 and 2 of Port B are multiplexed as TX/CK and RX/DT for USART
operation.
73      ; These bits must be set to input in the TRISB register.
74      bcf      TRISB,2 ; RB2 as output (Tx pin)
75      bsf      TRISB,1 ; RB1 as input (Rx pin)
76
77      ; The asynchronous baud rate(ABR) is calculated as follows:
78      ;   ABR = Fosc/{S*(x+1)}
79      ; x is value in SPBRG register.
80      ; S is 64 if high baud rate select bit(BRGH) in the TXSTA control register
is clear (slow-speed baud rate).
81      ; S is 16 if the BRGH bit is set (high-speed baud rate).
82      ; For setting to 9600 baud rate using a 4MHz oscillator at a high-speed
baud rate the formula is:
83      ; At high speed (BRGH=1)
84      ; 9600 = 4,000,000/{16*(x+1)}
85      ; x = 25.041 -> use x=25
86      ; calculate baud rate from x=25 to find %error
87      ; baud rate = 4,000,000/{16*(25+1)} = 9,615 (0.16% error)
88      ; At slow speed (BRGH=0)
89      ; baud rate = 4,000,000/{64*(25+1)} = 2,403.85 (0.16% error)
90      ;
91
92      banksel  SPBRG
93      movlw    .25      ; 2400 baud rate at 4MHz crystal
94      movwf    SPBRG    ; Place in baud rate generator
95      ; TXSTA (Transmit Status and Control Register) bit map:
96      ;   7   6   5   4   3   2   1   0   <== bits
97      ;   |   |   |   |   |   |   |   |   Tx9D 9th data bit on
98      ;   |   |   |   |   |   |   |   |   (used for parity)
99      ;   |   |   |   |   |   |   |   |   TRMT Transmit Shift Register
100     ;   |   |   |   |   |   |   |   |   1 = TSR empty
101     ;   |   |   |   |   |   |   |   |   * 0 = TSR full
102     ;   |   |   |   |   |   |   |   |   BRGH High Speed Baud Rate
103     ;   |   |   |   |   |   |   |   |   (Asynchronous mode only)
104     ;   |   |   |   |   |   |   |   |   1 = high speed (*4)
105     ;   |   |   |   |   |   |   |   |   * 0 = low speed
106     ;   |   |   |   |   |   |   |   |   NOT USED
107     ;   |   |   |   |   |   |   |   |   SYNC USART Mode Select
108     ;   |   |   |   |   |   |   |   |   1 = synchronous mode
109     ;   |   |   |   |   |   |   |   |   * 0 = asynchronous mode
110     ;   |   |   |   |   |   |   |   |   TXEN Transmit Enable
111     ;   |   |   |   |   |   |   |   |   * 1 = transmit enable
112     ;   |   |   |   |   |   |   |   |   0 = transmit disable
113     ;   |   |   |   |   |   |   |   |   TX9 Enable 9-bit Transmit
114     ;   |   |   |   |   |   |   |   |   1 = 9-bit transmission mode
115     ;   |   |   |   |   |   |   |   |   * 0 = 8-bit mode
116     ;   |   |   |   |   |   |   |   |   CSRC Clock Source Select
117     ;   |   |   |   |   |   |   |   |   Not used in asynchronous mode
118     ;   |   |   |   |   |   |   |   |   Synchronous mode:
119     ;   |   |   |   |   |   |   |   |   1 = Master Mode (internal clock)
120     ;   |   |   |   |   |   |   |   |   * 0 = Slave Mode (external clock)
121     ; Setup value = 0010 0000 = 0x20
122     banksel  TXSTA    ; TXEN = '1', BRGH = '0'
123     movlw    0x20      ; Enable transmission and low speed baud rate
124     movwf    TXSTA
125     ; RCSTA (Receive Status and Control Register) bit map:
126     ;   7   6   5   4   3   2   1   0   <== bits
127     ;   |   |   |   |   |   |   |   |   RX9D 9th data bit received
128     ;   |   |   |   |   |   |   |   |   (can be parity parity)
129     ;   |   |   |   |   |   |   |   |   OERR Overrun error
130     ;   |   |   |   |   |   |   |   |   1 = error clear by software
131     ;   |   |   |   |   |   |   |   |   FERR Framing error

```

```

132 ; | | | | | 1 = error
133 ; | | | | | NOT USED
134 ; | | | | | CREN Continuous Receive Enable
135 ; | | | | | Asynchronous mode
136 ; | | | | | * 1 = Enable continuous receive
137 ; | | | | | 0 = Disable continuous receive
138 ; | | | | | Synchronous mode
139 ; | | | | | 1 = Enables until CREN cleared
140 ; | | | | | 0 = Disables continuous receive
141 ; | | | | | SREN Single Receiver Enable
142 ; | | | | | Asynchronous mode = don't care
143 ; | | | | | Synchronous mode
144 ; | | | | | 1 = Enables single receiver
145 ; | | | | | 0 = Disables single receiver
146 ; | | | | | RX9 9-bit Receive Enable
147 ; | | | | | 1 = 9-bit reception
148 ; | | | | | * 0 = 8-bit reception
149 ; | | | | | SPEN Serial Port Enable
150 ; | | | | | * 1 = RX/DT and TX/CK are serial pins
151 ; | | | | | 0 = Serial port disable
152 ; Setput value: 1001 0000 = 0x90
153 banksel RCSTA ; Bank 0
154 movlw 0x90 ; Enable Serial port and continous reception
155 movwf RCSTA
156
157 return
158
159 DelaymS:
160 movwf count2
161 incf count2,f
162 decfsz count2,f
163 goto $+2
164 goto $+3
165 call Delay1mS
166 goto $-4
167 return
168
169 Delay1mS:
170 movlw .50 ; 1 cyc
171 movwf count1 ; 1 cyc
172 outterloop:
173 movlw .5 ; 1 cyc * count1
174 nop ; 1 cyc * count1
175 movwf count0 ; 1 cyc * count1
176 innerloop:
177 decfsz count0,F ; 1 cyc * count1 * count0
178 goto innerloop ; 2 cyc * count1 * count0
179 decfsz count1,F ; 1 cyc * count1
180 goto outterloop ; 2 cyc * count1
181 return ; 1 cyc
182 ; total = 3 + (6+3.count0).count1
183 ; count0 = 5 , count1 = 50, total = 1053 cyc ??
184 ;=====
185 END

```