```
; **** USART Module : Polling Transmission
2
   3
   ; DEFINITIONS
    4
5
          PROCESSOR PIC16F628
          #include <P16F628.INC>
 6
                   _CP_OFF & _MCLRE_ON & INTRC_OSC_NOCLKOUT & LVP OFF
7
           CONFIG
          & WDT OFF
8
   #define NL 0x0A ; New Line
                  ; Form feed
9
   10
                  ; Carriage return
11
   ; VARAIBLES
13
14
   cblock 0x20
15
16
             count
17
             count0
18
             count1
19
             count2
20
             temp
21
             buffer
22
             index
23
         endc
24
  ; RESET and INTERRUPT VECTORS
25
27
         ORG
28
         goto main
29
          ORG
               0 \times 04
30
         retfie
31
32 Main: call
               init
33 Message loop:
34
         movlw 0 \times 00
35
          movwf index
36
          call
               send message
37
                .250
38
          movlw
39
          call
                DelaymS
40
41
                Message loop
          goto
42
   ; this subroutine sends a string of many characters from a look-up table
43
   'message'
44
   send message:
45
          movf
                index, w
46
                          ; get character from the message table
          call
                message
47
               buffer
          movwf
48
          movlw
                0xFF
          subwf buffer, w
                          ; check if we are at the end of message?
49
50
          btfsc
               STATUS, Z
51
          return
52
          incf
                index,f
         btfss PIR1,TXIF ; TXIF='1' if the TXREG is empty
53 TX:
54
          goto
                TX
55
          movf
               buffer, w
56
          movwf TXREG
57
               send message; go back and do it again
          goto
58
59
  message:
          addwf PCL, f
60
61
                NL, "EEGE 380 Microprocessors", NL, CR
          DТ
                "Learning PIC16F628 is fun :=) ", NL, CR, OxFF
62
          DT
63
64
   init:
          ; Initialization of USART module
65
66
          banksel CMCON
```

```
movlw
 68
              movwf
                      CMCON
                              ; disable analog comparator
 69
              banksel TRISA
              movlw
                      0 \times 0 0
 71
              movwf
                      TRISA
 72
      ; Bits 1 and 2 of Port B are multiplexed as TX/CK and RX/DT for USART
      operation.
 73
      ; These bits must be set to input in the TRISB register.
 74
              bcf
                      TRISB, 2; RB2 as output (Tx pin)
 75
              bsf
                      TRISB,1 ; RB1 as input (Rx pin)
 76
     ; The asynchronous baud rate (ABR) is calculated as follows:
 78
        ABR = Fosc/\{S*(x+1)\}
 79
      ; x is value in SPBRG register.
      ; S is 64 if high baud rate select bit(BRGH) in the TXSTA control register
      is clear (slow-speed baud rate).
      ; S is 16 if the BRGH bit is set (high-speed baud rate).
      ; For setting to 9600 baud rate using a 4MHz oscillator at a high-speed
      baud rate the formula is:
      ; At high speed (BRGH=1)
      ; 9600 = 4,000,000/\{16*(x+1)\}
     ; x = 25.041 \rightarrow use x=25
      ; calculate baud rate from x=25 to find %error
      ; baud rate = 4,000,000/\{16*(25+1)\} = 9,615 (0.16% error)
      ; At slow speed (BRGH=0)
     ; baud rate = 4,000,000/\{64*(25+1)\} = 2,403.85 (0.16% error)
 91
 92
              banksel SPBRG
 93
              movlw
                    .25
                              ; 2400 baud rate at 4MHz crystal
 94
              movwf
                      SPBRG
                             ; Place in baud rate generator
 95
      ; TXSTA (Transmit Status and Control Register) bit map:
 96
                          3 2
                                         <== bits
              6
                5
                      4
                                  1
                                      0
 97
                                              Tx9D 9nth data bit on
 98
                                               (used for parity)
 99
                                               TRMT Transmit Shift Register
                                               1 = TSR empty
100
101
                                             * 0 = TSR full
102
                                               BRGH High Speed Baud Rate
      ;
103
                                               (Asynchronous mode only)
      ;
104
                                               1 = high speed (*4)
      ;
105
                                             * 0 = low speed
      ;
106
                                           NOT USED
      ;
107
                                           SYNC USART Mode Select
      ;
108
                                           1 = synchronous mode
      ;
109
                                          0 = asynchronous mode
      ;
110
                                           TXEN Transmit Enable
      ;
111
                                           1 = transmit enable
      ;
112
                                           0 = transmit disable
      ;
113
                                           TX9 Enable 9-bit Transmit
      ;
114
                                           1 = 9-bit transmission mode
115
                                         * 0 = 8-bit mode
116
                                           CSRC Clock Source Select
      ;
117
                                           Not used in asynchronous mode
                                           Synchronous mode:
118
      ;
119
                                              1 = Master Mode (internal clock)
120
                                            * 0 = Slave Mode (external clock)
      ; Setup value = 0010 \ 0000 = 0x20
121
122
              banksel TXSTA ; TXEN = '1', BRGH = '0'
123
              movlw
                      0x20
                              ; Enable transmission and low speed baud rate
124
              movwf
                      TXSTA
125
      ; RCSTA (Receive Status and Control Register) bit map:
126
              6 5
                     4
                         3 2 1 0 <== bits
      ;
                                           ___ RX9D 9th data bit received
127
                  ;
128
                                               (can be parity parity)
                  ;
129
                                              OERR Overrun error
                          ;
              130
                                               1 = error clear by software
131
                                              FERR Framing error
```

```
132
                                                1 = error
133 ;
                                            NOT USED
134
                                            CREN Continuous Receive Enable
    ;
135
                                                Asynchronous mode
     ;
136
                                                 * 1 = Enable continuous receive
     ;
137
                                                   0 = Disable continuous receive
     ;
138
                                                Synchronous mode
     ;
139
                                                   1 = Enables until CREN cleared
     ;
140
                                                   0 = Disables continuous receive
     ;
141
                                             SREN Single Receiver Enable
     ;
142
                                                Asynchronous mode = don't care
     ;
143
     ;
                                                Synchronous mode
144
     ;
                                                   1 = Enables single receiver
145
     ;
                                                   0 = Disables single receiver
146
                                             RX9 9-bit Receive Enable
     ;
147
                                               1 = 9-bit reception
      ;
148
                                              * 0 = 8-bit reception
     ;
149
                                             SPEN Serial Port Enable
     ;
150
                                              * 1 = RX/DT and TX/CK are serial pins
     ;
151
                                               0 = Serial port disable
     ; Setput value: 1001 0000 = 0x90
152
153
             banksel RCSTA ; Bank 0
154
              movlw 0x90
                               ; Enable Serial port and continous reception
155
              movwf
                       RCSTA
156
157
              return
158
159 DelaymS:
160
              movwf count2
161
              incf count2,f
162
              decfsz count2, f
163
              goto
                    $+2
164
              goto
                       $+3
165
              call
                      Delay1mS
166
                      $-4
              goto
167
              return
168
169 Delay1mS:
                       .50
170
              movlw
                                  ; 1 cyc
171
                       count1
              movwf
                                  ; 1 cyc
172 outterloop:
173
                                   ; 1 cyc * count1
              movlw
                                   ; 1 cyc * count1
174
              nop
175
                                   ; 1 cyc * count1
              movwf
                       count0
176
     innerloop:
              decfsz count0,F ; 1 cyc * count1 * count0
goto innerloop ; 2 cyc * count1 * count0
decfsz count1,F ; 1 cyc * count1
goto outterloop ; 2 cyc * count1
177
178
179
180
                                    ; 1 cyc
181
              return
182
              ; total = 3 + (6+3.count0).count1
183
              ; count0 = 5 , count1 = 50, total = 1053 cyc ??
184
185
             END
```