

# SUPREETA VENKATESAN

Phone: 213-448-2722

Address: 721 W 30<sup>th</sup> Street, 9, Los Angeles, CA 90007

Email: supreetavenk@gmail.com

LinkedIn: [www.linkedin.com/in/supreetavenkatesan](http://www.linkedin.com/in/supreetavenkatesan)

|                    |  |  |
|--------------------|--|--|
| OBJECTIVE          | To develop my skills in the field of VLSI Design through an Internship/ Co-op starting May 2020.   |  |
| EDUCATION          | <b>University of Southern California, Los Angeles</b> <b>Dec 2020</b><br>Master of Science (M.S.), Electrical and Computer Engineering <b>CGPA: 3.38/4</b><br><i>Coursework:</i> MOS VLSI Circuit Design (EE477L), VLSI System Design I – Advanced Circuit Design (EE577a), Diagnosis and Design of Reliable Digital System- DFT (EE658), Solid State Processing and Integrated Circuits Laboratory (EE504L), Computer Systems Organization (EE457).<br><b>SSN College of Engineering, Anna University</b> <b>May 2018</b><br>Bachelor of Engineering (B.E.), Electronics and Communication Engineering <b>CGPA: 8.62/10</b><br><i>Coursework:</i> Circuit Theory, Electronic Devices, Digital Electronics, OOPS and Data Structures, Microprocessors and Microcontrollers, Computer Architecture, VLSI Design.  |  |
| TECHNICAL SKILLS   | <b>Languages</b> C, C++, Python<br><b>Hardware Languages</b> Basics of System Verilog, Verilog, TCL Scripting<br><b>EDA Tools</b> Cadence Virtuoso, Cadence Spectre, Xilinx ISE, Questa Sim, Cadence Indago, Tanner EDA, P-Spice<br><b>Hardware Platforms</b> Arduino IDE, Intel 8051 and 8086, TI MSP 430, FPGA Trainer Kit, R-Pi   |  |
| EXPERIENCE         | <b>Edveon Inc.</b> Chennai, India<br><b>Design Verification Intern</b> <b>Aug-Dec 2018</b> <ul style="list-style-type: none"><li>Worked on developing the technical course content of programming languages like C++, System Verilog for Edveon's online learning platform.</li><li>Understood the DUT Specification, built test cases to check its functionality and documented the implementation. Developed testbench using SystemVerilog for a Data Transmitter, ALU and Data Bus.</li></ul> <b>Data Patterns Pvt. Ltd.</b> Chennai, India<br><b>Internship Trainee</b> <b>Dec 2016</b> <ul style="list-style-type: none"><li>Learnt the hardware and software life cycles, basics of FPGA Programming and circuit design.</li><li>Understood the implementation of technologies such as SMT for PCBs and manually soldered of the components as per the part list and inspected the same.</li></ul>   |  |
| PROJECTS           | <b>Full Custom Design of a 16-bit MAC – Multiplier and Accumulator Circuit</b> <b>March 2018</b> <ul style="list-style-type: none"><li>Designed a Wallace Tree Multiplier using Carry Save Adders and Ripple carry Adder to perform 6-bit x 6-bit multiplication followed by accumulation using RESET and ENABLE signals as control inputs.</li><li>Schematic and Layout were designed, and its functionality was verified. DRC and LVS match were performed and the design was optimized to reduce the power*delay product.</li></ul> <b>Fabrication of Integrated Circuits</b> <b>May 2019- July 2019</b> <ul style="list-style-type: none"><li>Fabricated 66 ICs on a 3-inch Wafer having discrete devices such as capacitors, resistors, CMOS Transistor and diodes in a class 100 clean room.</li><li>Electrical characterization of the devices was performed using a microscope and LabView and the results were analyzed to understand the electrical properties of the fabricated devices.</li></ul> <b>CMOS Reverse Engineering</b> <b>May 2019</b> <ul style="list-style-type: none"><li>Cross section of a fabricated CMOS Transistor was analyzed mask by mask through reverse engineering, studying and understanding the fabrication of the same.</li></ul> <b>Design of Five Stage Pipelined CPU</b> <b>Feb-April 2019</b> <ul style="list-style-type: none"><li>Designed a five stage (IF, ID, EX, MEM, WB) pipelined CPU which supports instructions such as ADD, SUB, MOV, DIV, LW and SW. The designed is capable of being modified to support fewer stages.</li><li>Implemented a Hazard Detection Unit (HDU) and Forwarding Unit (FU) to remove data dependencies and hazards and thus reducing the number of stalls.</li></ul> <b>Cloud Based Secure Parking System</b> <b>Oct 2017-April 2018</b> <ul style="list-style-type: none"><li>Modelled and built a cloud-based parking management system which provides the users the option of pre-booking the parking slots and access to the parking lot with RFID and fingerprint.</li></ul> |  |
| CERTIFICATIONS     | 'Kaizen Robotics Program Level-1' & 'Level-2', by Lema Labs.<br>'Printed Circuit Board Design' by SSN College of Engineering.<br>'TCL Programming- From novice to expert' Course on Udemy.   |  |
| LEADERSHIP         | <b>Secretary</b> - Association of Electronics and Communication Engineers - SSN College of Engineering<br>Organized <b>INVENTE'17</b> - A National level technical Symposium.  |  |
| WORK AUTHORIZATION | Eligible to work in the United States of America under Curricular Practical Training (CPT).  |  |