

<https://github.com/surabhi84ard/Mini/tree>

Experiment: POS-based LED Blink using VAMAN Board

Course: Digital Logic Design using Verilog HDL

Objective

To design and implement a Verilog module that computes a function based on its **Product of Sums (PoS)** form and uses it to control the blinking of an LED on the VAMAN FPGA board.

Apparatus Required

- VAMAN FPGA Development Board (based on Spartan-6)
- USB JTAG Programmer
- LEDs and Switches on board
- Xilinx ISE / Vivado Software

Logic Description

The Boolean function is given as:

$$f = (b + c)(a + \bar{c})$$

The LED will blink only when the output of f is logic HIGH. If $f = 0$, the LED remains OFF.

Truth Table

A	B	C	Expression	F
0	0	0	$(b + c)(a + \bar{c})$	0
0	0	1	$(0 + 1)(0 + \bar{1}) = 1 \times 0$	0
0	1	0	$(1 + 0)(0 + \bar{0}) = 1 \times 1$	1
0	1	1	$(1 + 1)(0 + \bar{1}) = 1 \times 0$	0
1	0	0	$(0 + 0)(1 + \bar{0}) = 0 \times 1$	0
1	0	1	$(0 + 1)(1 + \bar{1}) = 1 \times 1$	1
1	1	0	$(1 + 0)(1 + \bar{0}) = 1 \times 1$	1
1	1	1	$(1 + 1)(1 + \bar{1}) = 1 \times 0$	0

Simplified Boolean Expression

$$f = (b + c)(a + \bar{c})$$

No further simplification is required since it is already in minimized PoS form.

Verilog Code

```
1 module pos_blink(  
2     input wire clk,          // clock input  
3     input wire a,           // input a (example: connect to switch or  
4         pin)  
5     input wire b,           // input b (example: connect to switch or  
6         pin)  
7     input wire c,           // input c (example: connect to switch or  
8         pin)  
9     output reg led          // LED output  
10 );  
11  
12 reg [23:0] cnt = 0;  
13  
14 // Compute minimized PoS: (b + c) & (a + ~c)  
15 wire f;  
16 assign f = (b | c) & (a | ~c);  
17  
18 // Blink logic: LED blinks only when the PoS output f is high  
19 always @(posedge clk) begin  
20     if (f) begin  
21         cnt <= cnt + 1;  
22         if (cnt == 24'd5000000) begin // adjust for desired blink  
23             rate  
24             led <= ~led;  
25             cnt <= 0;  
26         end  
27     end else begin
```

```

24         led <= 0;          // LED off when PoS output is low
25         cnt <= 0;
26     end
27 end
28
29 endmodule

```

Listing 1: Verilog code for PoS-based LED blink

Pin Configuration (VAMAN Board Example)


Signal	FPGA Pin	Description
clk	P56	On-board 50 MHz Clock
a	SW0	Input Switch 0
b	SW1	Input Switch 1
c	SW2	Input Switch 2
led	LED0	Output LED 0

Conclusion

The circuit successfully implements the given PoS expression. The LED blinks at a fixed rate whenever the PoS output $f = 1$, and remains off otherwise.

1 Figures

PYGMY BB v1 PINOUT



On-Board Components

SPI FLASH Memory (on Pygmy Stamp)

SS	A0:39	H2	SPI_MASTER_SS01
SCLK	A0:34	F3	SPI_MASTER_CLK
SI	A0:36	E2	SPI_MASTER_MOSI
SO	A0:36	H3	SPI_MASTER_MISO

Buttons

USR	A0:6	B3	GPIO[0]
-----	------	----	---------

RGB LED

RED	A0:22	G7	GPIO[6]
GREEN	A0:21	H7	GPIO[5]
BLUE	A0:18	E8	GPIO[4]

BMI160 ACCEL + GYRO

SCx	A0:0	B1	SCL_0
SDx	A0:1	C1	SDA_0





Figure 1: Pygmy BB v1 Pin Diagram