Roll	No.	:	٠.	•	•	•	•	•	٠.	•	•	•	•	 •		•	•	••	••	

National Institute of Technology, Delhi

Name of the Examination: B.Tech,

Re-Midsemester Examination - Autumn 2023

Branch

CO₄

: ECE

microprocessor 8085 and microcontroller 8051

Semester

: V

Title of the Course

: Microprocessor and Microcontroller Course Code

: ECB 302

(Level V)

Analyzing

(Level IV)

[2

[2

[2

[2

[2

Time: 1 Hour 30 Minutes

Note: All questions are compulsory.

Maximum Marks: 25

COURSE	OUTCOMES	COGNITIVE LEVELS
CO1	Ability to analyze and develop the basic architecture of microprocessors 8085 and 8086 and microcontroller.	Understanding (Level II)
CO2	Ability to interface peripherals with Microprocessors and Microcontrollers	Analyzing (Level IV)
CO3	Ability to analyze and develop the assembly language program for	Evaluating

Course Outcomes	CO1	CO2	CO3	CO4
Ouestions No.	01, 02, 03, 04, 07, 08, 09	05	Q6	O10

Ability to design and create microprocessor/microcontroller-based

Answer the following questions.

system

Q1.	what is SIM and RIM instruction?

- Differentiate between a clock cycle, a machine cycle, and an instruction cycle in 8085. List down the [... Q2. machine cycles involved in the execution of the XCHG instruction of 8085.
- Write instruction to (a) load 00H in the accumulator (b) decrement the accumulator **Q3**. (c) Display the answer. Specify the answer you would expect at the output port.
- List the difference between memory mapped I/O & peripheral mapped I/O. **O4**
- Write a program to read the content in the flag register and store into the memory address 8000H. Q5.
- Difference between RISC and CISC. Q6.
- Draw the timing diagram for the 8085 instruction XTHL, and assume other details. **Q7.**
- What is meant by CALL, RET, and IRET? **Q8**
- Explain in detail with a neat diagram about the 8086 memory banks and the associated signals for [4 Q9. byte and word operations.

Q10. The figure shown below specifies the memory address range.

