Roll No.:	

## National Institute of Technology, Delhi

Name of the Examination: B. Tech, End (Spring)Semester: 2017-2018

**Branch** 

: ECE

Semester

: IV

Title of the Course

:Analog Electronics

Course Code : ECB 252

Time: 3 Hours

Maximum Marks: 50

## Note:

- Questions are printed on BOTH sides. Answers should be CLEAR and TO THE POINT.
- All parts of a single question must be answered together and in the same sequence as given in question paper. ELSE QUESTION SHALL NOT BE EVALUATED.
- Consider the cascaded circuit in figure 1 (a) with emitter resistor. Find the [1+1] Q1. input resistance of a single stage and then find the overall input resistance of the entire circuit if  $h_{ie}=h_{re}=h_{oe}=0$  and  $h_{fe}$  is same for each of the transistor The small signal equivalent circuit model of each of such transistor is given in figure 1 (b).
- Q2. Answer the following questions properly.

[8x1=8]

- Cascode transistor configuration consists of a \_\_\_\_\_\_ stage in series (a) followed by a \_\_\_\_\_ stage.
- In an amplifier circuit the average power delivered to the load depends on the (b) phase angle. (True/False).
- In a self or emitter bias circuit, the stability increases as the base resistance (c) (R<sub>b</sub>) increases/ decreases/ remains constant.
- An amplifier supplies output current proportional to the signal voltage and (d) independent of Rs and RL, is known as - trans-resistance/ transconductance/ mutual conductance amplifier.
- Monolithic integrated circuit is made on a single Si crystal/ single Si atom/ (e) single Si sheet.
- The amplifier in which the operating point is chosen so that the output **(f)** current or voltage is zero for more than one half of an input sinusoidal cycle is known as class AB / class A/ class C/ Class B amplifier.
- Phase shift distortion is also known as non-linear distortion/ delay (g) distortion/ destructive distortion.
- Physical model of a transistor includes early feedback generator/ base (h) spreading resistance/both.

- Q3. Find out the input impedance  $(Z_{in}=V_{in}/I_{in})$  of the circuit in **figure 2**. [2]
- Q4. Design an inverter amplifier (also draw the circuit diagram) with gain of 120 [3] and input impedance of  $5 \text{ k}\Omega$ .
- Q5. For the summing amplifier shown in **figure 3**, estimate the values of resistors [3]  $R_1$ ,  $R_2$  and  $R_3$  so that the output  $V_0$  is  $V_0$ =-(3 $V_1$ + $V_2$ +0.2 $V_3$ ) What is the approximate value of the compensating resistor R?
- Q6. Determine the output voltage in the circuit shown in **figure 4**, if  $V_a$ =5V,  $V_b$ =-2V [3] and  $V_c$ =3V.
- Q7. Calculate the approximate value for the base resistor  $R_B$ , in the circuit as [4] shown in **figure 5**, which will forward bias the emitter junction of silicon transistor ( $\beta$ =100) in the circuit. Collector-emitter voltage  $V_{CE}$  of 2.5 V reverse biases the collector. ( $V_{BE}$ =0.7V).
- Q8. The operating point values of current  $I_C(=I_{CQ})$  and voltage  $V_{CE}(=V_{CEQ})$  in the [4] circuit, as shown in **figure 6**, have magnitudes of 0.9 mA and 3.72 V respectively when the current gain  $\beta$  for the transistor is 100. The transistor in the circuit is replaced by another one with  $\beta$ =200. Calculate the new values of  $I_{CQ}$  and  $V_{CEQ}$ . What do you infer?
- Q9. Design a fixed bias circuit using a silicon transistor having  $\beta$  value of 100, [3]  $V_{cc} = 10 V$  and DC bias condition are to be  $V_{CE} = 5V$  and  $I_C = 5mA$ .
- Q10. Determine whether the transistor is biased in cutoff, saturation or linear [5] region, as shown in the **figure 7**.
  - a)  $R_B = 330 \,\Omega$ ,  $R_E = 3k\Omega$ ,  $R_C = 1.6k\Omega$
  - b)  $R_B = 150 \Omega$ ,  $R_E = 1k\Omega$ ,  $R_C = 1.6k\Omega$
  - c)  $R_B = 150 \Omega$ ,  $R_E = 500 \Omega$ ,  $R_C = 4k\Omega$
- Q11. Determine  $I_C$ ,  $V_{CE}$ ,  $I_{C(sat)}$  and  $V_{CE(cut\ off)}$ , in the figure shown in **figure 8**, Also, [3] construct DC load line and plot q-point. Assume  $\beta_{DC}=220$  and  $I_E=I_C$ .
- Q12. For the circuit as shown in figure 9,  $V_1 = 10 \sin(200t)$  and  $V_2 = 15 \sin(200t)$ . [5] What is  $V_{out}$ ? The op amp is ideal with infinite gain.
- Q13. Evaluate the following amplifier circuit, shown in **figure 10**, to determine the value of resistor  $R_4$  in order to obtain a voltage gain  $(v_o/v_i)$  of -120.



