Roll	No.:	

National Institute of Technology, Delhi

Name of the Examination: B.Tech.

Branch

: ECE

Semester

: VI

Title of the Course

: Microprocessor Systems

Course Code : EC 353

Time

: 3 Hours

Maximum Marks: 50

Note:

- Questions are printed on BOTH sides. Answers should be CLEAR, TO THE POINT AND LEGIBLE.
- All parts of a single question must be answered together and in the same sequence as given in question paper. ELSE QUESTION SHALL NOT BE EVALUATED.

SECTION-A

- Find the address in the Interrupt Vector Table (IVT) at which the higher byte of the instruction pointer is stored for Q. 1. the interrupt INT 61H of 8086.
- In a Fully Nested Mode, the interrupt IR4 is given the highest priority (taken as priority 0). Then what will be the Q.2. priority for IR₀?
- Form the effective(i.e. Physical) addresses for Based Indexed addressing mode for MOV AX, [BX] [SI] and Relative Q.3 Based Indexed addressing mode for MOV AX, 5000 [BX],[SI] The contents of different registers are given below: Offset (displacement) = 5000H, [AX] = 1000H, [BX] = 2000H, [DS] = 1000H, [SI] = 3000H(1)
- Compute the delay which the LOOP 2 will insert. The numbers in the brackets are T-states for the instructions. For Q.4. the LOOP 2, ignore the 3 T-states for the last JUMP instruction as the reduction in time delay will be insignificant. (2) The frequency of the system is 2MHz.

MVI B, 38H (7) LOOP2: MVI C, FFH (7) LOOP1: DCR C (4) JNZ LOOP1 (10/7) DCR B (4) JNZ LOOP2 (10/7)

What is the address range of addresses when the memory chip is connected to 8086? Q.5.

(1)

Q.6.	Find the result and the state of the flags CF, ZF and OF when the following instructions are executed $AX = 008CH$, $BX = 345EH$, $CX = 67EBH$	(2)			
	a) AND BL, CL b) OR AH, BH				
Q.7.	Configure the control word for counter 0 in modes 3, counts in BCD, and specify that a 16 bit count is writt LSB first for an 8253/8254?				
Q.8.	Name the different machine cycles of 8085.	(1)			
<u>SECTION-B</u>					
Q.9.	Discuss the the major difference between 8085 and 8086 microprocessor.	(4)			
Q.10.	Discuss the Execution Unit (EU) and the Bus Interface Unit (BIU) of 8086 preferably through a block diagram What main features they hold?	um. (4)			
Q.11.	What is the significance of INT1 i.e. Single stepping interrupt? Write an ALP to set the Trap flag.	(4)			
Q.12.	How the memory is organized as odd and even bank in 8086? Explain with an example.	(4)			
Q.13.	How memory segmentation is a good technique to access memory in context of x86 family of microprocessor least three points.	or. Give at (4)			
SECTION-C					
Q.14.	(a) Explain the Mode 0: Interrupt on terminal count of 8253. If in between, the GATE pin goes low, what wi happen? Give a practical application of this mode.(b) The counter 0 is used in mode 1 to generate a delay of 10 msec. After this delay the OUT 0 pin must go be clock frequency used for the counter chip is 1.5 MHz. Find the COUNT.				
Q.15.	What are the different blocks of an 8259 Programmable Interrupt Controller? Explain the function of each in	brief.			
Q.16.	List the different modes of 8255 and give their salient features. Draw a schematic showing how a stepper modennected to the 8086 using 8255. List each step for this interfacing.				
Q.17.	What are the building blocks which make a generic 8051? Explain various features of 8051. How do we se for selecting register bank 2	t the 8051 (5)			