Roll	No.	:.						٠	•	*		×		*		

National Institute of Technology, Delhi

Name of the Examination: B. Tech.

Branch:	ECE		Semester:	314
Course Title:	Digital Electronics		Course Code:	ECB 202
Time:	3 Hours	,	Max. Marks:	50
		ar except Roll num	her	
	ite anything on the question pap			
Section A: Answer a	ll 10 multiple choice questions. I	Each question carri	es 01 mark. [10×	(1=10]
11. Convert gray cod	e (1010111) _G to binary.			
A2. A PLA consists	s of			
(a) AND ma		ert/non-invert matr	ix (d) all of th	e above
A3. A 4-bit PIPO shi	ft register will receive 4 bits of	data for each o	clock pulse.	
A4. The code used for (a) BCD	or labeling cells of the K-map is: (b) Hexadecin	nal (c) Gray	(d)	Octal
A5. Simplify the give	en expression using Boolean algeb	ra: A'B+AB+A'B'		
A6. Subtract (1010) ₂	from (1111) ₂ using 2's complement	nt method.		
A7. Generally shift	register is constructed by using	;:		
(a) T flip flops	(b) D flip flops	(c) JK fl	ip flops (c	d) all
A8. A flip flop can	be used to store:			
(a) 1-bit data	(b) 2-bit data	(c) nibble	(d) 1-byt	e data
A9. Draw a truth tab	le for equation Y=AC+AB.			
A10. A k-man is an	abstract form of org	ganized as a matrix o	f squares.	
(a) Venn Diag Diagram	The second secon	(c) Block Diagran	n (d) T	riangular
Section B: Answer	any 4 questions. Each question c	earries 5 marks.	[4>	×5=20]
B1. Implement func	tion $F(A,B,C)=\sum (1,3,5,6)$ using a	4:1 MUX.		

B2. Design a 2-bit magnitude comparator using basic logic gates.

- **B3.** Design a 4-bit parallel adder/ subtractor and explain the working of same with the help of an example.
- **B4.** Design Mod-6 asynchronous up counter using T flip flops.
- B5. Design a 4-bit shift register which takes serial input and transfer the parallel data to output.

Section C: Answer any 2 questions. Each question carries 10 marks.

 $[2 \times 10 = 20]$

- C1. Design a MOD-10 synchronous up counter using J-K flip flop.
- C2. Using the K-map method, simplify the following Boolean function and obtain
- (i) Minimal SOP and (ii) minimal POS expressions : $Y = \sum m(0,2,3,6,7) + \sum d(8,10,11,15)$
- C3. Design a 4-bit even parity checker circuit.