			4			
	Natio	nal Institute (of Techi	nology,	Delhi	
		Name of the Exami		00		
Brand	ch	: ECE		Semester	: 111	
Title of the Course : Digital Electronics Time: 3 Hours		: Digital Electronics		Course C	ode : ECB 2	202
			Maximum Marks: 50			
		g on the question paper except				
	. Attempt the question	as per the order of section as w	ell as question nu	umber.		
Section	on A: Answer the	10 multiple choice quest	ions. Each qu	estion carrie	s 01 mark.	$[10 \times 1 = 10]$
A1.	1 Nibble is equal	to bit(s)				. ,
	a) 1	b) 2	c) 4	4	d) 8	
A2.		nt of a modulus-11 binary				
	1010 b. 100					
A3.	A k-map is an abstract form of organized as a matrix of squares. a) Venn Diagram (b) Cycle Diagram (c) Block Diagram (d) Triangular Diagram					
A4.	The logic gate us	gram (b) Cycle Diagram (c	c) Block Diagrai	m (d) Triangu	lar Diagram	
A4.	a) NOR	ed in parity checkers is		V OD		
A5.		b) NAND is basic comparator?	c) .	X-OR	d) X-NOR	
AJ.	a) NOR gate		too (a) V	0.0		
A6.		ilt from NOR gates, which	tes (c) X	-OR gate (d)	X-NOR gate	
	a) S=0, R=0		e) S=1, R=0		1	
A7.		equation of a J-K flip-flo		d) $S=1$, R	=1	
	a) $Q_{n+1} = J \nabla$		•	$= TQ_n + KQ$		
	b) $Q_{n+1} = J Q$			$= \int Q_n + K Q$		
	, , , , , , ,	Si	e)	-1 $Q_n + K$	√n	
A8.	A combinational	PLD with fixed OR array	and programs	nable AND a		
	a) PROM	b) PAL	c) PLA			
		,	C) 1 L/	· ·	d) EPROM	
A9.	The decimal equi	valent of the highest poss	ible address fo	r an 8-bit add	maga h.v.a i-	
	a) 8	b) 128	c) 255	an o-on aud		
A10.	How many bits as	re required to store one Bo	CD digit?		d) 127	
	a) 1	b) 2 c) 3	d) 4			
Section	on B: Answer any	4 questions. Each questi	on carries 05	mark		
B1.	write a note on following:					$[4 \times 5 = 20]$
	a) Flip flop a					
	b) Synchron	ous counter Vs Asynchror	nous counter			
B2.	Design a combina	ntional circuit using a PRC	OM, which acc	ents a 3-hit h	inary numbar	
			,	- P 10 a 5-011 U	mary number	

- and generates its equivalent Excess-3 code.
- **B3.** Convert the S-R flip-flop into J-K flip-flop and also write the excitation table and characteristic equation for J-K and S-R flip flop.
- **B4.** Design a MOD-12 Asynchronous counter using T flip flop.
- **B5.** Write the Boolean Algebra laws with proof(Any five).

Section C: Answer any 2 questions. Each question carries 10 mark.

 $[2 \times 10 = 20]$

C1. Use a Multiplexer (Mux) having 3 select lines to implement the logic for the function given below. Also realize the same using a 16:1 Mux.

$$F = \sum m(0,1,2,3,4,10,11,14,15)$$

- C2. Design a synchronous MOD-5 gray up counter using J-K Flip-flop (follow the step wise approach).
- C3. Write a note on any two of the following with the help of circuit diagram and an example:
 - a) Carry look ahead adder
 - b) Programmable logic array
 - c) Universal shift register (Example: shift sequence 1010)