Roll No.:	
Koli No	

National Institute of Technology, Delhi

Name of the Examination: B. Tech.

Branch:	EEE				Semester:	4 th
Course Title: Digital Elect		tronics and Logic Design			Course Code	: CSB 254
Time:	3 Hours				Max. Marks:	50
Note: Do not wr	rite anything on	the question	paper excep	ot Roll num	ber	
Section A: Answer a	ıll 10 multiple c	hoice questio	ns. Each qu	estion carri	es 01 mark. [1	0×1=10]
A1. Convert gray cod	le (1010111) _G to	binary.				
A2. A PLA consists	s of				¥	
(a) AND ma	trix (b) OR	matrix (c)	invert/non-	invert matr	ix (d) all of	the above
A3. A 4-bit PIPO shi	ft register will re	eceive 4 bits of	? da	ta for each o	clock pulse.	
A4. The code used fo	or labeling cells o	of the K-map i (b) Hexade		(c) Gray	(d	l) Octal
A5. Simplify the give	en expression us	ing Boolean al	gebra: A'B-	+AB+A'B'		
A6. Subtract (1010) ₂	from (1111) ₂ usi	ng 2's comple	ment method	1.		
A7. Generally shift	register is cons	tructed by us	ing:			
(a) T flip flops	(b) I	O flip flops		(c) JK fli	p flops	(d) all
A8. A flip flop can l	be used to store	e:				
(a) 1-bit data	(b) 2	2-bit data	(c) nib	ble	(d) 1-by	te data
A9. Draw a truth tabl	e for equation Y	=AC+AB.				
A10. A k-map is an a	abstract form of		organized as	a matrix of	squares.	
(a) Venn Diagr Diagram		Cycle Diagram				Triangular
Section B: Answer a	any 4 questions.	Each questio	n carries 5	marks.	[4	×5=20]
B1. Implement functi	$fon F(A,B,C) = \sum_{i=1}^{n} f(A,B,C) = \sum_{i=$	(1,3,5,6) using	g a 4:1 MUX	.		

B2. Design a 2-bit magnitude comparator using basic logic gates.

- **B3.** Design a 4-bit parallel adder/ subtractor and explain the working of same with the help of an example.
- **B4.** Design Mod-6 asynchronous counter using T flip flops.
- B5. Design a 4-bit shift register which takes serial input and transfer the parallel data to output.

Section C: Answer any 2 questions. Each question carries 10 marks.

 $[2 \times 10 = 20]$

- C1. Design a MOD-10 synchronous counter using J-K flip flop.
- C2. Using the K-map method, simplify the following Boolean function and obtain
- (i) Minimal SOP and (ii) minimal POS expressions : $Y = \sum m(0,2,3,6,7) + \sum d(8,10,11,15)$
- C3. Design a 4-bit even parity checker circuit.