Candidate Shortlist

Senior ASIC Physical Design Engineer · Bengaluru, India
Assessment: 31 October 2026 | 5 profiles analysed | 28 claims generated | 6 rejected

Executive summary:

Five profiles were searched, enriched, and assessed. All five show source-record evidence for Bengaluru location, seniority, and ASIC/physical-design experience

Rank	Candidate	Score	Assessment
1	Ramesha B	92.9/100	Strong match
2	Atish Dhoke	78.6/100	Potential match
3=	Anup D	71.4/100	Potential match
3=	Santhosh Begari	71.4/100	Potential match; verify timing skill source path
5	Lavanya Mittal	64.3/100	Potential match

Scoring methodology:

I. Three must-have criteria (ASIC physical-design experience, seniority, Bengaluru) carry 3 points each.
II. Five nice-to-have criteria (Synopsys tools, timing analysis, floorplanning, placement, routing) carry 1 point each.
III. Unknown criteria receive no points until supported; this does not establish absence.

Maximum = 14.

Candidate	Points	Score
Ramesha B	13/14	92.9
Atish Dhoke	11/14	78.6
Anup D	10/14	71.4
Santhosh Begari	10/14	71.4
Lavanya Mittal	9/14	64.3

Candidate assessments:

1. Ramesha B — 92.9/100
Status: Strong match | Source record ID: 38432919

Criterion	Priority	Result	Evidence / interpretation
ASIC physical-design experience	Must-have	Yes	Current title: Senior Engineer 1 Asic physical design; prior ASIC physical-design titles.
Synopsys tools	Nice-to-have	Unknown	STA is a discipline, not proof of Synopsys vendor/tool use.
Timing analysis	Nice-to-have	Yes	Skills: Timing Closure; STA.
Floorplanning	Nice-to-have	Yes	Skills: Floorplanning; Floor Plans.
Placement	Nice-to-have	Yes	Skill: Place & Route.
Routing	Nice-to-have	Yes	Skill: Place & Route.
Seniority	Must-have	Yes	Current title and headline contain Senior.
Bengaluru, India	Must-have	Yes	Profile location: Bengaluru, Karnataka, India.

Reconciliation: One rejected claim attempted to infer Synopsys tools from STA. It remains unknown and is not counted.

2. Atish Dhoke — 78.6/100
Status: Potential match | Source record ID: 183131547

Criterion	Priority	Result	Evidence / interpretation
ASIC physical-design experience	Must-have	Yes	Current title: Senior ASIC Physical Design Engineer.
Synopsys tools	Nice-to-have	Yes	Exact profile skill at skills.professional_network_skills[3]: Primetime.
Timing analysis	Nice-to-have	Yes	PrimeTime is direct timing-analysis tool evidence.
Floorplanning	Nice-to-have	Unknown	PrimeTime does not establish floorplanning.
Placement	Nice-to-have	Unknown	PrimeTime does not establish placement.
Routing	Nice-to-have	Unknown	PrimeTime does not establish routing.
Seniority	Must-have	Yes	Current title explicitly contains Senior.
Bengaluru, India	Must-have	Yes	Profile location: Bengaluru, Karnataka, India.

Reconciliation: Four generated claims were rejected: one cited the wrong skill index [20], while the valid source entry is [3]; three incorrectly reused PrimeTime as evidence for floorplanning, placement, and routing. The valid [3] entry independently supports Synopsys and timing-analysis criteria. Derived profile data flags an approximately 38-month employment gap (Dec 2017–Feb 2021); verify respectfully during screening.

3. Anup D — 71.4/100
Status: Potential match | Source record ID: 57356570

Criterion	Priority	Result	Evidence / interpretation
ASIC physical-design experience	Must-have	Yes	Skill: Physical Design; current title: Senior ASIC Physical design engineer.
Synopsys tools	Nice-to-have	Unknown	No qualifying tool evidence shown.
Timing analysis	Nice-to-have	Unknown	No qualifying evidence shown.
Floorplanning	Nice-to-have	Yes	Skill: Floorplanning.
Placement	Nice-to-have	Unknown	No qualifying evidence shown.
Routing	Nice-to-have	Unknown	No qualifying evidence shown.
Seniority	Must-have	Yes	Current title explicitly contains Senior.
Bengaluru, India	Must-have	Yes	Profile location: Bengaluru, Karnataka, India.

Reconciliation: No rejected claims were listed for this candidate in the source report.

4. Santhosh Begari — 71.4/100
Status: Potential match — timing evidence needs confirmation | Source record ID: 61439397

Criterion	Priority	Result	Evidence / interpretation
ASIC physical-design experience	Must-have	Yes	Prior title: ASIC Physical Design Engineer at Einfochips.
Synopsys tools	Nice-to-have	Unknown	No qualifying tool evidence shown.
Timing analysis	Nice-to-have	Yes — manual normalization	Verifier rejection states source wording is Static Timing Analysis. This is semantically equivalent to the requested timing-analysis criterion; the exact source field path was not printed in the report.
Floorplanning	Nice-to-have	Unknown	No qualifying evidence shown.
Placement	Nice-to-have	Unknown	No qualifying evidence shown.

Routing	Nice-to-have	Unknown	No qualifying evidence shown.
Seniority	Must-have	Yes	Current title: Senior Physical Design Engineer; 3nm/5nm; RTL-to-GDS.
Bengaluru, India	Must-have	Yes	Profile location: Bengaluru, Karnataka, India.

Reconciliation: One generated timing-analysis claim was rejected because its wording did not exactly match the source phrase Static Timing Analysis. For this corrected report, the source phrase is manually normalized to the requested timing-analysis criterion; the original 71.4 score is retained. Confirm the exact skill-array entry in the source profile before relying on this point.

5. Lavanya Mittal — 64.3/100
Status: Potential match | Source record ID: 155901549

Criterion	Priority	Result	Evidence / interpretation
ASIC physical-design experience	Must-have	Yes	Current employment title: ASIC Physical Design Senior Engineer.
Synopsys tools	Nice-to-have	Unknown	No qualifying tool evidence shown.
Timing analysis	Nice-to-have	Unknown	No qualifying evidence shown.
Floorplanning	Nice-to-have	Unknown	No qualifying evidence shown.
Placement	Nice-to-have	Unknown	No qualifying evidence shown.
Routing	Nice-to-have	Unknown	No qualifying evidence shown.
Seniority	Must-have	Yes	Current title explicitly contains Senior.
Bengaluru, India	Must-have	Yes	Profile location: Bengaluru, Karnataka, India.

Reconciliation: No rejected claims were listed for this candidate in the source report.

Technical-screen checklist:
- Confirm current employment, role, location, notice period, and availability.
- Ask for exact EDA tools used and individual responsibilities.
- Probe constraints, setup/hold closure, timing reports, and sign-off ownership.
- Assess floorplanning, placement, CTS, routing, and physical verification separately.
- Ask for non-confidential project context, process node, complexity, ownership, and outcomes.
- Verify employment dates and clarify apparent gaps respectfully.

Final recommendation:
Prioritise Ramesha B, then Atish Dhoke. Anup D and Santhosh Begari are tied; confirm Santhosh's exact Static Timing Analysis skill-array path. Keep Lavanya Mittal in the shortlist. Scores are evidence-coverage measures, not hiring probabilities; final decisions require structured interviews and candidate confirmation.