




## Formal Verification Overview – Memoir 1R1W IP

This document outlines the various approaches we used for formally verifying our design completely and thoroughly.





The diagram above shows the logical view of our approach to formally verify our design completely and thoroughly. We break the complete IP into several logic cones. Each cone has a corresponding golden memory model (fakemem). When a write request is launched at the input of any logic cone, it gets captured in the golden memory. On a read, we compare the read data returned by the logic cone with golden memory. The read check happens on the interface of the cone of logic. This check is captured in the form of an SVA assertion (i.e., a property) and we use an industry standard formal verification tool (IFV from cadence) to prove the assertions. Our assertions cover the complete code, including the logic inside each cone and all the interfaces between the cones.

We have an in-house post processing flow to evaluate the formal coverage of the design. A script parses through the code for each IP being delivered and retrieves all the required checks in the design. Then it parses all run logs to prepare a matrix of all the properties that




have been proven. We use this matrix to qualify a design being 100% formally proven. The report generated by the script is attached in Appendix A.

By definition, the formal verification methodology provides exhaustive verification, if it converges for all the properties defined. As opposed to a traditional verification methodology, which provides only a specific set of test vectors, the formal tool applies all possible test vectors -- and under all these patterns the properties for all cones of logic in the design are proven.

We have used several design-for-verification techniques to guarantee that formal tool is able to converge the proofs completely on our IPs. The goal of these techniques is to reduce the state space both temporally and spatially.

The diagram below zooms into the formal verification infrastructure for a typical logic cone. It shows the code for the golden memory model and the property (SVA assertion) for a read dout check for a generic logic cone.



assertrd\_dout\_check: assert property (@(posedge clk) disable iff (rst) (read && (rd\_adr == select\_addr)) |-> ##(MEM\_DELAY)

(fakememinv || (rd\_dout[select\_bit] == fakemem)));



## Appendix A

[O]: cmdline: \$IFV_HOME/verilogparser/bin/fchkr.pl -name	
memoir_1r1w_65536x72	
[O]: reading \$IFV HOME/cutinfo/memoir 1r1w 65536x72.json	
[O]: reading \$IFV HOME/verilogparser/ip/1rlw a127/ifv/properties.json	
[O]: reading frun cfg.json	
[O]: cut=memoir 1r1w 65536x72 algo=1r1w	al27 noob=false version=3.3.6693
[I]: processing dout check.log	constraints=15 assertions=02
proven=02Test Passed!	constitutines to absolutions of
[I]: processing fakemem check.log	constraints=08 assertions=01
proven=01Test Passed!	Constraints-00 assertions-01
-	0.00
[I]: processing forward_check.log	constraints=09 assertions=05
proven=05Test Passed!	
<pre>[I]: processing mem_check.log</pre>	constraints=05 assertions=06
proven=06Test Passed!	
<pre>[I]: processing mem_range_check.log</pre>	constraints=06 assertions=04
proven=04Test Passed!	
<pre>[I]: processing np2 check.log</pre>	constraints=06 assertions=06
proven=06Test Passed!	
[I]: processing pdout check.log	constraints=18 assertions=05
proven=05Test Passed!	
[I]: processing port check.log	constraints=04 assertions=04
proven=04Test Passed!	00110010111100 01 00001010110 01
[I]: processing rmem check.log	constraints=05 assertions=01
proven=01Test Passed!	constraints of assertions of
[I]: processing sold fwd check.log	constraints=06 assertions=02
	Constraints-00 assertions-02
proven=02Test Passed!	
[I]: processing srch_check.log	constraints=07 assertions=01
proven=01Test Passed!	
<pre>[I]: processing t1_1_mem_check.log</pre>	constraints=08 assertions=01
proven=01Test Passed!	
<pre>[I]: processing t1_1_port_check.log</pre>	constraints=04 assertions=01
proven=01Test Passed!	
<pre>[I]: processing t1 1 stack check.log</pre>	constraints=03 assertions=08
proven=08Test Passed!	
[I]: processing t1 1 stack dout check.log constraints=04 assertions=04	
proven=04Test Passed!	
[I]: processing t1_2_mem_check.log	constraints=08 assertions=01
proven=01Test Passed!	
[I]: processing t1 2 port check.log	constraints=04 assertions=01
proven=01Test Passed!	CONSCIATINGS-04 assertions-01
	anatrainta-03 agaartiana-04
[I]: processing t1_2_stack_check.log	constraints=03 assertions=04
proven=04Test Passed!	
[I]: processing t1_2_stack_dout_check.lo	g constraints=04 assertions=04
proven=04Test Passed!	
<pre>[I]: processing t1_align_check.log</pre>	constraints=04 assertions=02
proven=02Test Passed!	
<pre>[I]: processing t1_align_dout_check.log</pre>	constraints=05 assertions=03
proven=03Test Passed!	
<pre>[I]: processing t2d_align_check.log</pre>	constraints=06 assertions=04
proven=04Test Passed!	



- [I]: processing t2d align dout check.log constraints=08 assertions=06 proven=06 ---Test Passed! [I]: processing t2d mem check.log constraints=12 assertions=02 proven=02 ---Test Passed! [I]: processing t2d\_port\_check.log constraints=04 assertions=02 proven=02 ---Test Passed! [I]: processing t2d\_stack\_check.log constraints=06 assertions=04 proven=04 ---Test Passed! [I]: processing t2d stack dout check.log constraints=08 assertions=08 proven=08 ---Test Passed! [I]: processing t2s align check.log constraints=06 assertions=04 proven=04 ---Test Passed! [I]: processing t2s align dout check.log constraints=14 assertions=10 proven=10 ---Test Passed! [I]: processing t2s align mem check.log constraints=06 assertions=02 proven=02 ---Test Passed! [I]: processing t2s mem check.log constraints=12 assertions=02 proven=02 ---Test Passed! [I]: processing t2s port check.log constraints=04 assertions=02 proven=02 ---Test Passed! [I]: processing t2s\_stack\_check.log constraints=06 assertions=04 proven=04 ---Test Passed! [I]: processing t2s stack dout check.log constraints=08 assertions=08 proven=08 ---Test Passed!
- [O]: Total Assertions=124, Proven=124, Unproven=0