AMP 2Ror1W Memory Core User Guide

This document provides information for the on chip integration of AMP '2 Read or 1 Write' Memory core (2Ror1W) using eDRAM or SRAM. This document is confidential and is provided under a mutual non-disclosure agreement. It should not be distributed outside of the receiving company.

1. Introduction

AMP 2Ror1W memory core product is generated as a 'soft-IP' core by the AMP compiler. This document describes the contents of the delivery kit and the process to integrate them onto the host chip.

Engineers involved in the RTL, DFT and Physical (P&R, Timing, Power) integration of the host chip as well as the Manufacturing/Diagnostics software folks are the target audience for this document. It is also recommended that the reader be familiar with the functionality of the core by reading the AMP_2Ror1W datasheet document.

The 2Ror1W core is delivered as a kit containing the various views needed for the RTL, DFT and Physical integration of this core.

1.1. Delivery Kit

The core is delivered as a tarball containing all the requisite directories and files..

The directory structure for each memory core is as shown below:

- *rtl* : Verilog model of the design with encrypted core-logic

- *src :* Source code files (encrypted) for the core-logic of 2Ror1W memory core

- *run_sample* : Testbench and test-related task files

- scripts : Physical design integration script files

- *doc* : Document (core-specific datasheet, User guide, etc.) directory

2. RTL Integration

This section provides information on running simulations with the Verilog model files and on integration of Verilog model in the user's chip hierarchy.

2.1. RTL model

The Verilog model for the memory core (*AMP_2ror1w_(base-mem)_(size).v*)[1] is present in the *rtl* directory. **The user should use this file for integration in the host-chip**. It references IBM-provided models for the physical memory instantiations. The user must procure these models directly from IBM. The memory-core specific datasheet, included in the doc sub-directory listed above, enumerates the different physical memories used in the design.

The RTL model also references an encrypted parameterized logic files which implement the RTL-IP of the memory core. These files, specific to each memory core type, are present under the *'src'* sub-directory. The user HAS to use Cadence RTL compiler for the synthesis process since encryption is done using Cadence tools.

A Verilog model (*AMP_2ror1w_(base-mem)_(size)_beh.v*) containing behavioral models of the underlying physical memories is also provided in this directory. It is provided strictly to allow faster simulations. Simulation of the design is discussed next.

2.2. Simulation Environment Features

The *run_sample* directory contains the simulation environment for the generated memory core. The Verilog models and the testbench have been verified using NC-Verilog version 10.20-s076 and is the minimum version needed by the user to perform simulations on the core. The user is encouraged to run a sample simulation to ensure the compatibility of the user's setup with the configuration settings within the *env* files. The timescale for the testbench and the core Verilog file(s) has been set to 1 ps /1 ps. The user should run a quick simulation, as outlined in the section below, to check the integrity of the delivered kit.

The prominent simulation features are described next. Other details related to simulation are described in the README file in *run_sample* directory.

2.2.1. Running the simulation

The user can run a simulation by issuing the following command, where name implies the name of the core's RTL file.

./run <name>   : To simulate the RTL model

OR

./run_beh <name>   : To simulate the behavioral model

A successful simulation is indicated by 'Test PASSED' message on the screen.

---

[1] Base-mem = Type of base physical memory used to generate the memory core, e.g. DRAMA, SRAMA, RF1D, etc;   size = size of memory core specified as <rows>x<bits>

2.2.2. Backdoor Access

The Backdoor Memory access debug feature allows the user to access the IP's memory locations, bypassing the front end Read/Write command interface. The user can write or read memory locations directly using this mechanism.

The two Verilog tasks provided to do this are:

write (backdoor_addr, backdoor_data);

read (backdoor_addr, backdoor_read_data);

The user should set the appropriate path to these tasks when running from his environment. These tasks are zero cycle tasks hence their effect is immediate.

2.2.3. ECC Error Injection

This task allows injection of single/multi bank errors at any address location. Upon execution, the specified locations are tagged with an error marking - the actual user data is not altered.

The syntax for this task is: *put_error (addr, spare-bank);*

The usage of this task is as follows: To inject errors in the main memory space, the user specifies the *addr* and sets the spare-bank field to '0x0'. A single bit error at the specified address can be created by invoking the task once. The error is changed to type 'multi' if the user invokes the task second time writing to the same address but with spare-bank flag set to '0x1'.

Error-manifestation: When reads are performed subsequently from the error-injected locations, read error outputs (either single or double) are asserted appropriately allowing the user to simulate his error handling logic. It should be noted that any read to a row-address which was injected with error, irrespective of the read's bank-address, will result in a read error.

The user can clear injected errors by writing to the address where the error was injected. Note that this clears the error only for the bank and corresponding row of the write-address. Any errors marked in the corresponding row of the spare-bank will be cleared as well.

2.3. RTL Connections

The table below provides suggestions on integrating the core's RTL model within the model hierarchy of the host chip. Please refer to the datasheet for additional information on the individual signals.

Table 2-1: Interface Pin Connections

Pin	Pin Type	Count	Description	Connections with the host:
addr_0,1	Input	w	Read Address	Address for the Read ports; parameter w represents number of words
read_0,1	Input	1	Read Command	Read command
dout_0,1	Output	b	Read Data	Read data output; parameter b represents bit width
read_vld_0,1	Output	1	Read Data valid	Indicates read data valid on dout
read_serr_0,1	Output	1	Single bank Read Error	Indicates Single-bank Read error (Refer Error handling section)
read_derr_0,1	Output	1	Multi bank Read Error	Indicates Double-bank Read error (Refer Error handling section)
read_paddr_0,1	Output	m	Physical Read Address	Read physical address (Refer Error handling section); parameter m represents number of physical words
addr_2	Input	w	Write Address	Write Address for the write data; parameter w represents number of words
write_2	Input	1	Write Command	Write command
din_2	Input	b	Write Data	Write data; parameter b represents bit-width
clk	Input	1	Clock	Master Clock for the core
refr[2]	Input	1	Refresh	Refresh command
rst	Input	1	Reset	Reset input pin for the core
ready	Output	1	Ready	Core ready for functional access

---

[2] This pin is optional. Its present only on memory cores built with eDRAM as base physical memories

2.4. Error Handling

No error checking is provided by the 2Ror1W core for the user-data memory. The user can choose to add ECC/CRC or any other schemes as part of the data itself. The 2Ror1W core is agnostic of any user error correction scheme. Due to address mapping schemes deployed within the core, the physical location of data for a given user read address may not be the same as the location implied by the user provided read address. The physical address is provided to help with address logging in case the user chooses to maintain statistics on ecc error events.

AMP 2Ror1W core uses buffer memory in addition to user memory to implements its algorithm. Hence the physical address space of the total data-memory is bigger than the user's logical address space. The physical address location of the read data is provided on the Physical address output bus (*paddr*). The bit-makeup of the Physical address output (*paddr*) is shown in Table 2-2.

Table 2-2: Physical Address Bit-makeup

Paddr	Physical Bank-Address	Physical Word-Address	Physical Row-Address
m = { x | y | z }	x-bits	y-bits	z-bits

The values of x, y, and z are memory core specific. The first x bits indicate the eDRAM/SRAM bank address. For instance, if the memory core consists of 16 banks in total (including the spare bank) then x = 4. This information is made available in the core specific datasheet provided in the *doc* sub-directory. The remaining bits (y, z) pertain to the row address of the physical location. The row address is comprised of y-bits of word-address (to reflect sub-packed words within the same physical row, applies only for eDRAM-based cores) and z-bits representing the address of the physical row within the bank. The user can deduce the value of y (for eDRAM based cores) by observing the bit-width of eDRAM bank macro and dividing it by the bit-width specified for the memory core. For instance, if the width of eDRAM macro is 368 and the memory core bit-width is 72, then y= floor(368/72=) 5. Once x and y are determined then z is simply the remaining lsbs of the physical address.

The 2Ror1W memory core does monitor data integrity of its internal metadata structures. If data corruption is detected during a Read transaction the user is notified with an assertion of the *read_serr* (or *read_derr*) outputs. In case of read error, the bits of *paddr* point to the bank/row address of the read location where the error happened. For the multi-bank error case, the bank/row address information in this register points only to the first bank where the error was detected. The information for other erring banks is not provided.

2.4.1. Error Recovery Options

Performing the reset sequence on the core is a suggested first step. Assuming the error was 'soft', normal operation should ensue next time around. The user can choose to maintain statistics of this occurrence by logging the physical addresses. If the number of occurrences for a given bank (or row) is above a threshold then that memory location has probably developed a physical defect.

Direct access to the memories is possible only thru the IBM's Test-Interface. The user could choose to run 'memory BIST' on the affected memory. Details of running BIST and other possible courses of action are made available by IBM directly.

3. DFT ('Design for Test') Integration

DFT integration pertains to insertion of Memory BIST functionality to the memory elements of the 2Ror1W core blocks.

3.1. MBIST Insertion

Two options are available to the user. The first option is to use the Gate-level netlist (which has to be generated by the user). Guidelines from IBM can be used directly to do MBIST insertion. The user is responsible for making sure that all timing constraints are met post-DFT integration.

The second option is to perfrom DFT integration at RTL-level. One suggested approach using Atrenta's RTL MBIST (SpyGlass-MBIST) tool is discussed next.

Step-1: Prep the core's top level RTL file

The 2Ror1W core's top level file (*AMP_2ror1w_(base-mem)_<cut.size>.v*) is structured with the main memory modules instantiations separated from the core module instantiation. The core module (*algo_2ror1w_a20_top_wrap)* contains all the logic of the 2Ror1W core and is encrypted.

Since MBIST is inserted only on main memory modules the core module inclusion needs to be masked out when MBIST tool reads in the source files. This is done by wrapping the instantiation statement for this file in a SpyglassMBIST-recognizable pragma. For the user's convenience this change is already incorporated in the top level RTL file. The structure of this file is shown in Fig 3-1.

> *//File : AMP_2ror1w_base-mem_(size).v*
> *module <top_module_name> (......);*
> *…....(port definition statements here)*
>
> *// all physical memory instantiations next*
> *< mem1>( );*
> *<mem2>( );*
> *….*
> *// ATRENTA_SG_PRAGMA_100 translate_off*
> *// instantiation of encrypted module*
> *algo_2ror1w_a20_top_wrap # (param-list)*
> *des (….);*
> *// ATRENTA_SG_PRAGMA_100 translate_on*
>
> *end_module   // end of r2orw1_top module*

Pragma to prevent reading of encrypted core logic files by MBIST tool

Figure 3-1: Structure of Top-level Verilog file

Step-2: Prepare script files to run MBIST tool:

The TCL file (script file) and an associated file (*.swl*) used for running the MBIST tool on 2Ror1W core's RTL file are prepared next. The TCL file should contain the following settings:

a) ***set_option pragma ATRENTA_SG_PRAGMA_100***

This enables the pragma option (described earlier) which prevents the MBIST tool from reading the encrypted core files.

b) ***read_file -type waiver amp_waiver.swl***

 The *memoir_waiver.swl* file (prepared by the user) should contain the rule below:

 waive -rule "ErrorAnalyzeBBox" -msg "Design Unit.'.*ATRENTA_SG_PRAGMA_100.*'.*has no definition; black-box behavior assumed and module interface inferred" -regexp*

 This prevents error messages being generated by the MBIST tool when it blackboxes the encrypted modules for the core logic.

Implementing the two steps described above should result in an error free run of the MBIST tool.

4. Physical Design Integration

Suggestions for physical placement and meeting timing constraint are presented in this section.

4.1. Block Placement

The 2Ror1W core cuts contain macros for SRAM/eDRAM along with the core logic. For best timing performance, it is recommended that all the base memory blocks be placed close to each with the core logic placed in between. One compact way to pack the blocks is shown below.


Figure 4-1: Suggested Block Placement

Notes:

a) This layout is for representation only. The actual numbers and sizes of the macros may vary depending on the size of the functional cut.

b) The core logic block is shown sprinkled around in the area between the base memories. The area of core logic is relatively much smaller than the memory macros.

4.2. Physical Design Closure

Sample reference files are provided in the *scripts* directory to support synthesis and equivalence verification of the generated core.

The *synthesis.tcl* file is a sample synthesis script for synthesizing the generated RTL using Cadence

The **equivalence.dofile** is a sample do-file used for formal verification between the RTL and user-synthesized gate-level netlist.

4.3. Core Specific Datasheet

A core-specific datasheet is provided in the *doc* directory. This document states the area, static and the maximum read and write dynamic power numbers for the core. In addition it lists the components of the base memory library used to generate the core.

To formula to calculate max. dynamic power is:

Max.Dynamic Power = [(Max.read power) * AFr] + [(Max.write power) * AFw]

Where AFr and AFw are read and write activity factors.

5. Revision Change Log

Version	Date of Release	Notes
V0.1	May 11st 2011	Initial Release.
V0.2	Jan 21st 2012	Added Backdoor,Error-Inj features
V0.3	Mar 11st 2012	Made generic version for all 2ror1w IPs