Ques: 1

The the registers in the 1/0 interface share a common clock with CPU registers, then transfer between the two units is said to be synchronous. But in most cases, the internal timing in each unit is independent of each other, so each uses its private clock for its internal registers. In this case the two units are said to be asynchronous to each other, and if data transfer occurs between them, this data transfer is called Adjachronaus Data Transfer.

The two methods can achieve this asynchronous may of data transfer.

- 1. Strobe control Method:
 - Source initiated strobe.
 - Destination initiated strobe
- 2. Hardshaking method =-
 - Source initiated handshaking
 - Destination initiated handschaking.

Strobe Method.

(a) Source initiated: The source unit that initiates the transfer has no way of knowing whether the destination unit has actually received data:

Source initiated stroke

Block :- Source Data buy Destination unit Strobe unit

timing diagram :-

data - ralid strobe

Destination initiated stock

Block diagram:

Data buy Stoobe Source destination

timing diagram:

valid data data

strate


Handshaking method.

(a) Source - initiated transfer: -


Alock diagram:

	Data bus	
unet	Data valid	Destination
	Data accepted	unit 1

timing diagram:



sequence of wents:




- · Permits each unit to respond at its own data transfer rate.
- · The rate of transfer is determined by the slower unit.




(b) destination initiated:


Block diagram.



Timing Diagram



sequence of events




- · Handshaking provides a high degree of flexibility and reliability because the successful completion of a data transfer relies on active participation by both units.
- · if one unit is faulty, data toansfer will not be completed.
 - -) can be detected by means of a timeout mechanism.



Dairy - Chaining Priority 6-

The paint-chaining method of establishing pulority consists of a serial connection of all devices that neglect can interrupt the device with the highest pulority is placed in the first position, followerd by hower-priority devices up to the device with howest priority; which is placed Last in the Chain.

- Just interrupt request line is common to all devices to forms a wired Logic Connection.
- If any device has its interrupt signal in the Low Level state, the interrupt by the goes to the Low-Level state I enables the interrupt input in the CPU.
- → when no interrupts are pending, the interrupt line stays in the high-dwel state and no interrupts are recognized by the CIV. This equivalent to a regative Logic OR operation.
- The Signal is received by the device I to the PI input. The acknowledge signal passes on to the next device through the PO output only if device I is not requestry an interrupt.
 - of device I has a pending Interroupt, it blocks the ack nowledge signal from the next device by placing a of the Po output. It then proceeds to its ext its own in the Po output. It then proceeds to its ext its own interrupt vector address (VAD) into the data bus for the UV to use during the interrupt syele.



A device with a O'm ite PI input generates a O anits

PO output to inform the next-hower-priority device

that the acknowledge signal has been blocked.

A device that is requesting an interrupt that a


I in its PI input will intercept the acknowledge signal

and has a 1.

I show the divice with PI = 1 and PO = 0 is the one with the highest periority that is requiring an interrupt a this divice places its VAD on the data

I the dairy chain arrangement gives the highest prouty to the device that receives the interrupt acknowledge signal from the CPU.

Jue father the device & from the Let position, the Lower & gravity.



Suruchi 1219316 <u>Dues-3</u>

DMA controller.

The DMA controller needs the usual Evacuat of an interface to communicate with the CO and I/O durice. In addition, It needs an address register, a word count register, and a set of address lines. The address legister and raddress lines are used for direct communication with the memory

Bus requet BR DBUS - Dawersbus Suigh - impedance

CPU ABUS - Read When Bor is enabled when Bor is enabled.

The word wint begister specifies the number y words that must be transferred the data to ansfer may be done directly between the dwice and memory under the control of DMA.

Address bus buffer - Data bus Data bus + buffer Address legister DMA select -> DS Rigidir Select -> Word went read t * RD write -Honoros regisky aus request & BR DMA request Bus grant -BG DMA acknowledge to 1/0 device Interrupt -Interrupt

Block diagram of Dona controller

The anit Communicates with the CPO Via therbus and Central Line the register on DMA are Selected by CPU through the address bus by enabling the DS & RS inputs.

In the GO can communicate with DMA register through When BOI import the data bus to dy on read from or write to omA

when Bb=1 the CIV has relinquished the Buses & the DMA can communicate directly with the memory by Spicifying an address in the address bus I activating the RD or WR control '

register 6--> The DMA controller has three

- An address register.

- ca control register

The address register contains an address to specify the derived docation on memory. In address bits go through the lus buffers into the address bus.

The word count register holds the number of words to be

transferred.

The control register specifics the mode of transfer as Thus the CPV can read from on write into the DMA register cender program control via the data bus.

Suruchi 1219316 DMA Transer YAM Morrupt >BR RD addyns Date RD WR Adda Date head control write control late bus addres bus Jaderey WR autres Dale DMA acknowledge DMA controller Perpheral

DMA eiguest

DMA transfer in computer system.

139

Interragi

devicus

The UN communicates with pomps through the address t data bus as with any Extended interfoce unit.

I DMA has it own address, which activates the DSA

RS lines The CPV Enitalizes the DMA through the data bus once the DMA receious the Start control command, It can start the transfer between the peripheral devices a the memory.

I when the peripheral devices receives a DMA acknowledge, it puts a word in the data bus or receives a word from the data bus.

Ques: 4

[Associative memory:-]

Many data-processing applications require the search of items in a table stored in memory. As assembler program searches the symbol address table in order to extract the symbol's binary equivalent.

The time required to find an item stored in memory can be reduced considerably if stored data can be identified for access by the content of the data itself rather than by an address.

A memory unct accessed by content is called is called an associative memory or content addressable memory CCAM).


when a word is written in an associative memory, no address is given. The memory is capable of finding an empty unused location to store the word. When a word is to be read from an associative memory, the content of the word, or part of the word is specified.

Hardware organization: - It consist of a memory and logic for m words with n bits per word.

The argument negistar A and key negistar k each have n bits, one for each but of a word. The have n bits, one for each but of a word. The match register M has m bits, for for each memory word. Each word in memory is compared with the

Suuchi 1219316

content of the argument register. The words that match the bite of the argument register set a corresponding bit in the match register.




A 101 111100 k 111 0000000 word1 100 111100 no match word2 101 000001 match

because the three leftmost bits of the argument and the word are equal.

Suruchi 1219316


Associative memory of mwords, n cells per word.



Match logic: The match logic for each word can be derived from the comparision algorithm for two binary numbers. First, we neglect the key bols and compare the argument in A with the bits stored in the cells of the words word i is equal to the argument in if A if Aj = fij for j=1,2,-.n. Two bits are equal if they are both 1 or both 0. The equality of two buts can be expressed logically by the booken function. y = Aj fij + Aj' + fij'

where $x_{j=1}$, if the pair of bits in position j are equal; otherwise, $x_{j=0}$.

Suruchi 1219316



for a word i to be equal to the argument in A, we must have all x; nariables equal to 1. This is the condition for setting the corresponding match bit Mitol. The boolean function for this condition is $Mi = 24 \times 2 \times 3 - - \times 2$

and constitutes the AND operation of all paus of matched buts in a word.