## **DIGITAL LOGIC DESIGN LAB (EET1211)**

## LAB I: Introduction to different ICs and examine the operation of logic gates

Siksha 'O' Anusandhan (Deemed to be University), Bhubaneswar

Branch: CSE	Section: 23412I1	Subgroup No.: 07
Name	Registration No.	Signature
Suryamadhab Moharana	2341013398	Smyanadhab Moharana

Marks:	/10
--------	-----

Remarks:


Teacher's Signature

### I. OBJECTIVE:

- 1. Investigation of the logic gates of behaviour of various gates.
  - a) 7400 quadouple two-ingut NAND gate.
  - 6) 7402 quadruple two-input NOR gate.
  - e) Typy hex inverters.
  - d) 7408 quadruple two-input HAND gate.
  - e) 7432 quadruple two-input OR gate
  - f) 7486 quadouple two-input xor gate.
- 2. Using a single 7400 EC, connect a circuit that produces
  - a) An inverter
  - 6) A two-input AND
  - e) A two-input OR
  - d) A two-input XOR


## 11. PRE-LAB:

- 1. Logic behaviour of logic gates.
- a. Quad two-input NAND gate.




A	B	F
0	0	0
0	1	1
1	0	0
Management of the Control of the Con	1	0

b) Quad two-input NOR gate




A	В	F
0	0	
0	1	0
(	0	0
1	1	0

c) Hex inverters:




A	F	
0	1	
l	O	






B	F
0	0
1	0
0	0
1	1
	0

e) Quad two-input or gate:



A	B	F
0	0	O
0	l	1
1	0	1
	l	· Citalina and a cita


f) Quad two-input XOR gate:



A	B	F
0	0	O
0	1	l l
t	0	
ı	A STATE OF THE STA	0


## I. PRE-LAB:

- 2. Draw the circuit diagream and obtain touth table for objective 2.
- a) An inverter using 7400 IC.




A	F
0	1
1	0

b) A two-input AND wing single 7400 IC.



A	В	F
0	0	<b>O</b>
0	1	0
•	0	<b>©</b>
1	1	1

c) A two input OR using single 2400 IC.



Control de la control	A	B	F
3	0	0	0
	0	t	Ø1
	t	0	
	1	1	1

A Manager	<u> </u>		
AAB	A	В	F
N - AAB	0	0	0
AB	0	0	1
	1	0	1
	t	t	0


# Components Required:

Sl.no	Name of the component	Specification	Qty.
wages of the state	Universal Trainer Kit	MicrolabI	
2	Quad two input-NAND gate	107400	
Between the control of the control o	Quad two-input NOR gate	107402	
4	Quad two-input Not gate	107404	
5	Quad two-input AND gate	\$-C7408	The second section of the second section section section sections and the second section secti
6	Quad two-imput or gaste.	107432	
7	Quad two input XORgate	107486	
8	Connecting wire	23 swg	As per require

## Observation:


00	I C	Pin No.		(1)
Sl.no.		1/19	OP	Status
1	7400	1,2	3	Working
2	7402	2,3	1	Working
3	7404	1	2_	Working
4.	7408	13,12	11	Working
5	7432	4,5	6	working
6.	7486	10,9	8	working

Objective-2:-a) An inverter using single Fuorsc.




A	F
0	1
N	0.






c) A two input or using 7400I(.



d) A two input XOR using 7400IC.



## V CONCLUSION:

- 1. In objective 1, we have concluded that all the pins at the provided ICS are working properly and showing the proper output.
- 2. In objective 2; we have concluded that NIAND gate is an universal gate because using it, we can construct AND gate, NIOT gate, OR gate, and XOR gate.
- 3. Also, we have concluded that by analyzing their workings and found out their respective fruth table.

## J. POST LAB:

1. What is the voltage range for operation of digital circuits?

Any is the voltage range for operation of digital circuits.

2. What is the eignificance of ground and VCE connection?

Ans Ground is connected to OV, connected at pin No. 7, used to establish a

common reference point for all voltage measurement.

Vcc is connected to 5 × at pin n. 14 which provides voltage to the circuit.

: Vec is higher wrt. ground, it may be the or -ve.

3. Which gates are known as universal gates and why?

Ans NAND gate and NOR gates are called universal gates because by using these, we can form / construct all other gates.