

1. Description

1.1. Project

Project Name	LF v5.0
Board Name	custom
Generated with:	STM32CubeMX 6.3.0
Date	10/16/2022


1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F401
MCU name	STM32F401CCUx
MCU Package	UFQFPN48
MCU Pin number	48

1.3. Core(s) information

Core(s)	Arm Cortex-M4

2. Pinout Configuration




3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
UFQFPN48	(function after		Function(s)	
	reset)			
1	VBAT	Power		
5	PH0 - OSC_IN	I/O	RCC_OSC_IN	
6	PH1 - OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	VSSA/VREF-	Power		
9	VREF+	Power		
10	PA0-WKUP	I/O	TIM5_CH1	
11	PA1	I/O	TIM5_CH2	
12	PA2	I/O	USART2_TX	
13	PA3	I/O	USART2_RX	
14	PA4 *	I/O	GPIO_Input	
15	PA5 *	I/O	GPIO_Input	
16	PA6	I/O	ADC1_IN6	
17	PA7	I/O	ADC1_IN7	
18	PB0	I/O	ADC1_IN8	
19	PB1 *	I/O	GPIO_Output	
20	PB2 *	I/O	GPIO_Output	
21	PB10 *	I/O	GPIO_Output	
22	VCAP1	Power		
23	VSS	Power		
24	VDD	Power		
25	PB12 *	I/O	GPIO_Input	
26	PB13 *	I/O	GPIO_Input	
27	PB14 *	I/O	GPIO_Input	
28	PB15 *	I/O	GPIO_Output	
29	PA8 *	I/O	GPIO_Output	
30	PA9	I/O	USART1_TX	
31	PA10	I/O	USART1_RX	
32	PA11	I/O	USART6_TX	
33	PA12	I/O	USART6_RX	
34	PA13	I/O	SYS_JTMS-SWDIO	
35	VSS	Power		
36	VDD	Power		
37	PA14	I/O	SYS_JTCK-SWCLK	
38	PA15	I/O	TIM2_CH1	
39	PB3	I/O	TIM2_CH2	

Pin Number UFQFPN48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
40	PB4 *	I/O	GPIO_Output	
41	PB5 *	I/O	GPIO_Output	
42	PB6	I/O	TIM4_CH1	
43	PB7	I/O	TIM4_CH2	
44	воото	Boot		
45	PB8	I/O	I2C1_SCL	
46	PB9	I/O	I2C1_SDA	
47	VSS	Power		
48	VDD	Power		

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	LF v5.0.1
Project Folder	C:\Users\Surya\STM32CubeIDE\workspace_1.7.0\LF v5.0.1
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.26.2
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_DMA_Init	DMA
4	MX_USART2_UART_Init	USART2
5	MX_TIM3_Init	TIM3
6	MX_ADC1_Init	ADC1
7	MX_TIM2_Init	TIM2
8	MX_TIM4_Init	TIM4
9	MX_TIM5_Init	TIM5
10	MX_USART1_UART_Init	USART1
11	MX_USART6_UART_Init	USART6

Rank	Function Name	Peripheral Instance Name
12	MX_I2C1_Init	I2C1

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F401
мси	STM32F401CCUx
Datasheet	DS9716_Rev8

6.2. Parameter Selection

Temperature	25
Vdd	3.3

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale2-Medium	No Scale
Fetch Type	FLASH/ART/PREFETCH	n/a
CPU Frequency	84 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator_LPLV Flash-
		PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	21.2 mA	10 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	105.0	0.0
Ta Max	102.76	105
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	2.13 mA
Battery Life	2 months, 5 days,	Average DMIPS	105.0 DMIPS
	14 hours	_	

6.6. Chart



7. Peripherals and Middlewares Configuration

7.1. ADC1 mode: IN6 mode: IN7 mode: IN8

7.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 8 *

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Enabled

Continuous Conversion Mode Enabled *

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Enabled *

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion 3 *

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None
Rank 1

Channel Channel 6

Sampling Time 480 Cycles *

Rank 2 *

Channel 7 *
Sampling Time 480 Cycles *

<u>Rank</u> 3 *

Channel 8 *
Sampling Time 480 Cycles *

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. I2C1

12C: 12C

7.2.1. Parameter Settings:

Master Features:

I2C Speed Mode Fast Mode *

I2C Clock Speed (Hz) 400000

Fast Mode Duty Cycle Duty cycle Tlow/Thigh = 2

Slave Features:

Clock No Stretch Mode Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0
General Call address detection Disabled

7.3. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

7.3.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 2 WS (3 CPU cycle)

RCC Parameters:

HSI Calibration Value 16
TIM Prescaler Selection Disabled
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 2

7.4. SYS

Debug: Serial Wire

Timebase Source: SysTick

7.5. TIM2

Combined Channels: Encoder Mode

7.5.1. Parameter Settings:

Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value)	4294967295
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1 and TI2 *
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	15 *
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	15 *

7.6. TIM3

mode: Clock Source

Prescaler (PSC - 16 bits value)

7.6.1. Parameter Settings:

Counter Settings:

41 * Up Counter Mode Counter Period (AutoReload Register - 16 bits value) 20000 * Internal Clock Division (CKD) No Division auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx_EGR)

7.7. TIM4

Channel1: PWM Generation CH1
Channel2: PWM Generation CH2

7.7.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)

Counter Mode

Counter Period (AutoReload Register - 16 bits value)

Internal Clock Division (CKD)

Auto-reload preload

Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

7.8. TIM5

Combined Channels: Encoder Mode

7.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode Up Counter Period (AutoReload Register - 32 bits value) 4294967295 Internal Clock Division (CKD) No Division auto-reload preload Disable **Trigger Output (TRGO) Parameters:** Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed) Trigger Event Selection Reset (UG bit from TIMx_EGR) **Encoder: Encoder Mode Encoder Mode TI1 and TI2*** __ Parameters for Channel 1 ____ Rising Edge Polarity IC Selection Direct Prescaler Division Ratio No division Input Filter 15 * Parameters for Channel 2 ____ Polarity Rising Edge IC Selection Direct Prescaler Division Ratio No division Input Filter 15 * 7.9. USART1 **Mode: Asynchronous** 7.9.1. Parameter Settings: **Basic Parameters: Baud Rate** 115200 Word Length 8 Bits (including Parity) Parity None Stop Bits **Advanced Parameters:**

7.10. USART2

Data Direction

Over Sampling

Mode: Asynchronous

7.10.1. Parameter Settings:

Receive and Transmit

16 Samples

Basic Parameters:

Baud Rate 420000 *

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

7.11. USART6

Mode: Asynchronous

7.11.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

^{*} User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA6	ADC1_IN6	Analog mode	No pull-up and no pull-down	n/a	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	PA7	ADC1_IN7	Analog mode	No pull-up and no pull-down	n/a	
	PB0	ADC1_IN8	Analog mode	No pull-up and no pull-down	n/a	
I2C1	PB8	I2C1_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Very High	
	PB9	I2C1_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Very High	
RCC	PH0 - OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1 - OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM2	PA15	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB3	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM4	PB6	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB7	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM5	PA0-WKUP	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA1	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA10	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART6	PA11	USART6_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA12	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
GPIO	PA4	GPIO_Input	Input mode	Pull-down *	n/a	
	PA5	GPIO_Input	Input mode	Pull-down *	n/a	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
	PB1	GPIO_Output	Output Open Drain *	No pull-up and no pull-down	Low	
	PB2	GPIO_Output	Output Open Drain *	No pull-up and no pull-down	Low	
	PB10	GPIO_Output	Output Open Drain *	No pull-up and no pull-down	Low	
	PB12	GPIO_Input	Input mode	Pull-down *	n/a	
	PB13	GPIO_Input	Input mode	Pull-down *	n/a	
	PB14	GPIO_Input	Input mode	Pull-down *	n/a	
	PB15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PA8	GPIO_Output	Output Open Drain *	No pull-up and no pull-down	Low	
	PB4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PB5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART2_RX	DMA1_Stream5	Peripheral To Memory	Low
ADC1	DMA2_Stream0	Peripheral To Memory	Low

USART2_RX: DMA1_Stream5 DMA request Settings:

Mode: Circular *
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte
Memory Data Width: Byte

ADC1: DMA2_Stream0 DMA request Settings:

Mode: Circular *
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Word *
Memory Data Width: Word *

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	15	0	
DMA1 stream5 global interrupt	true	0	0	
ADC1 global interrupt	true	0	0	
TIM3 global interrupt	true	0	0	
USART1 global interrupt	true	0	0	
USART2 global interrupt	true	0	0	
DMA2 stream0 global interrupt	true	0	0	
PVD interrupt through EXTI line 16		unused		
Flash global interrupt		unused		
RCC global interrupt		unused		
TIM2 global interrupt	unused			
TIM4 global interrupt	unused			
I2C1 event interrupt	unused			
I2C1 error interrupt	unused			
TIM5 global interrupt	unused			
USART6 global interrupt	unused			
FPU global interrupt	unused			

8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false


Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
		Hariaioi	
System tick timer	false	true	true
DMA1 stream5 global interrupt	false	true	true
ADC1 global interrupt	false	true	true
TIM3 global interrupt	false	true	true
USART1 global interrupt	false	true	true
USART2 global interrupt	false	true	true
DMA2 stream0 global interrupt	false	true	true

^{*} User modified value

9. System Views

9.1. Category view

9.1.1. Current



10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00086815.pdf

Reference http://www.st.com/resource/en/reference_manual/DM00096844.pdf

manual

Programming http://www.st.com/resource/en/programming_manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata_sheet/DM00095523.pdf

Application note http://www.st.com/resource/en/application_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application_note/DM00040802.pdf

Application note http://www.st.com/resource/en/application_note/DM00040808.pdf

Application note http://www.st.com/resource/en/application_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application_note/DM00144612.pdf

Application note http://www.st.com/resource/en/application_note/DM00156364.pdf

Application note http://www.st.com/resource/en/application_note/DM00160482.pdf http://www.st.com/resource/en/application_note/DM00213525.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00220769.pdf Application note http://www.st.com/resource/en/application_note/DM00226326.pdf http://www.st.com/resource/en/application_note/DM00236305.pdf Application note http://www.st.com/resource/en/application_note/DM00257177.pdf Application note http://www.st.com/resource/en/application note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application note/DM00281138.pdf Application note http://www.st.com/resource/en/application note/DM00296349.pdf Application note http://www.st.com/resource/en/application note/DM00315319.pdf Application note http://www.st.com/resource/en/application_note/DM00325582.pdf Application note http://www.st.com/resource/en/application_note/DM00327191.pdf Application note http://www.st.com/resource/en/application_note/DM00354244.pdf Application note http://www.st.com/resource/en/application_note/DM00380469.pdf http://www.st.com/resource/en/application_note/DM00395696.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00431633.pdf Application note http://www.st.com/resource/en/application_note/DM00493651.pdf Application note http://www.st.com/resource/en/application note/DM00536349.pdf Application note http://www.st.com/resource/en/application_note/DM00725181.pdf