
ENCODER

- It is a continational except that has 27 no roles of inputs and on no. of outputs.



- The O/P line generates the binary codes correspond to each input value.


* 4 to 2 line encoder:

D.	D,	P ₂	P3	7	~	9
9	0	0	0		0	0
0	1	0	0		0	1
0	0	t	0		1	0
0	0	0	1		l	1
D	>		+	v		~



$$\chi = P_2 + P_3$$


$$y = D_1 + P_3$$



8 * 3 Encoder:

D.	D,	D ₂	D_3	Dy	Ds	D	Da	X	y	Z
1	0	0	0	0	ð	0	0	0	0	0
0	1	0	0	0	0	0	8	0	0	1
ð	0	t	0	0	0	0	0	0	l	0
0	0	0	t		0	0	0	0	l	1
0	0	0	0	1		0	0	1	0	O
0	0	O	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	O	0	0	0	0	1	U	t)

 $\chi = D_{4} + D_{5} + D_{6} + D_{7}$ $y = D_{2} + P_{3} + D_{6} + D_{7}$ $\chi = D_{1} + D_{3} + D_{5} + D_{7}$



Disadvantages:

- i) Only one input can be active at a time.
- 11) I f'more than more inputs got active, we will get underfined combination.
- (III) To resolve this, we will use priority to ensure only one input is encoded.

PRIORITY ENCODER:

It is a combinational that includes priority function, if two or more input are equal to 1 at the same time, then the input having highest priority will be considered.

ex. 4 to 2 priority encoder.

6		•				0.7
D3	Dy	Pa	P ©	2	y	
0	0	0	0	×	×	\bigcirc
\mathcal{D}	0	0	9	0	0	1
	D	9	O	0	J)
0	0	t	1	l	0	1
D	1	0	0	1	0)
0	1	0	1	t)
0	1	1	0	t	0)
0	1	t	1	l	0) .
1	0	0	\bigcirc	l	*)
(0	0	1	1	1)
l	0	l	0	(1)
	O	l	1	1	1)
1						,

Summary type.

Do D, P2 P3
$$x y y$$

O O O $x \times 0$

I O O O O $x \times 0$

X X I O I O I I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I


X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I

X X X X I O I O I



D2 D2 D1 D0	Dipo Dip	. D,D.	ט, ה。	
P2 P2 P2 P2	7 5	3	2 1	V= D, + D2 + D3 + D0
P2 D2	12 13	(5	,	7 7 2 7 3 7 7 0
0302	1 1	"	1	

Circuit diagram:

