

# 100rtdaysChallenge

#DAY17 DATE: 15/10//2023

#DAY17 DATE: 15/10//2023

## AIM:

## TO DESIGN A D FLIP-FLOP.

## DESIGN CODE:

```
//declaring d flip flop module
module D_FF(
    input      clk      , //clk input
    input      d         , //data input
    output reg q)        ; //q output


always@(posedge clk)begin // Use a clocked always block
    q<=d                  ; // copy d to q at every positive edge of clk
end
endmodule
```

## TEST BENCH CODE:

[illegible]

```
#10
$finish
end
endmodule;
```

SCHEMATICS:



SIMULATION:

