100rtldaysChallenge

#DAY17 DATE: 15/10//2023

AIM:


TO DESIGN A D FLIP-FLOP.

DESIGN CODE:

TEST BENCH CODE:

```
module D ff tb
                                      ;
reg d
reg clk
wire q
// Instantiate the D flip-flop module
D FF uut(.d(d),.q(q),.clk(clk))
// Toggle the clock signal every 5 time units
always
    #5 clk=~clk
initial begin
    clk = 0
    d = 0
    #10 d = 1
                                       // Apply data input
    #10 d = 0
                                        // Change data input
```

SCHEMATICS:



;

SIMULATION:

