

Design a 100 bit wide 2x1 multiplexer. inputs: a,b,sel output:y

DESIGN




<u>TEST BENCH</u>



```
module day_9_tb
        [99:0]a, b
  reg
        sel=0
  reg
        [99:0]y
 wire
  // Instantiate the 2:1 mux module
  mux2_1 uut(.a(a),.b(b),.sel(sel),.y(y));
 //changinig value of sel continuously
always begin
#5 sel=~sel
 end
  initial begin
   a = 100'd37
   b = 100'd21
    #10
   a = 100'd15
   b = 100'd55
    #10
   $finish
  end
endmodule
```



SCHEMATICS



SIMULATION

