=vc.shortcode vi #100rtldays Challenge # Day 13 shortcode_view. dow.MdTabsView.__supe __ ready call(this

Design a full adder

inputs: a,b,c_in

outputs: out, c_out

DESIGN



```
module full_adder(

input a , b , c_in ,
output out , c_out ) ;

assign out = a ^ b ^ c_in ;
assign c_out = a&b | b&c_in | a&c_in ;
endmodule
```


TEST BENCH



```
module full_adder_tb ;
reg a , b , c_in ;
wire
    out , c_out ;
full_adder
uut(.a(a),.b(b),.c_in(c_in),.out(out),.c_out(c_out));
initial begin
     a=1'b0 ; b=1'b0 ; c_in=1'b0 ;
    a=1'b0 ; b=1'b0 ; c_in=1'b1 ;
#10
    a=1'b0 ; b=1'b1 ; c_in=1'b0 ;
#10
    a=1'b0 ; b=1'b1 ; c_in=1'b1 ;
#10
#10
    a=1'b1 ; b=1'b0 ; c_in=1'b0 ;
#10
    a=1'b1 ; b=1'b0 ; c_in=1'b1 ;
#10
    a=1'b1 ; b=1'b1 ; c_in=1'b0 ;
#10
     a=1'b1 ; b=1'b1 ; c_in=1'b1 ;
#10
$finish
end
endmodule
```



SCHEMATICS



SIMULATION

