


# SUS Language Reference Guide



# Variables & Assignments

# Sized Integers

```
wire ints have bounds
    TO is exclusive
bounds can be inferred
int sum = digit + five
    gen bool[10] MY_B00LS = [...]
index is boundschecked
gen ints are unbounded
gen int B00P = -50000000000000
```

#### Parameters

```
module declaration
constant declaration
type declaration
module m #(TypeParam, int VALUE) { ... }
constant declaration
type declaration
module param usage
m #(TypeParam: type bool, VALUE: 6) inst
type param usage
gen int T0 = sizeof #(T: type bool[4])
gen int FROM = -T0

constant param usage
int #(FROM: -T0, T0: T0) balanced_octal
or more compactly
int #(FROM, T0) balanced octal
```

module pow17 : int i -> int o {

int i2 = i \* i

int i8 = i4 \* i4

reg int i4 = i2 \* i2

## Latency Counting

add pipeline stage

i specified to '0

o specified to '5

forces 5 registers


```
reg int i16 = i8 * i8
       add pipeline stage
                                    0 = i * i16
'i' gets compensating regs
     i'0
                                bool x
      add two latency registers reg reg x = true
          shorthand decl + regs reg reg int v = 6
                    module example md :
 factors'0 inferred
                     int#(FROM: 0, TO: 100)[4] factors,
                      int#(FROM: 0, TO: 100) add to ->
  add_to'2 inferred
 product'2 inferred
                      int product,
    total'3 inferred
                      int total {
           mul0'1
                      reg int mul0 = factors[0] * factors[1]
           mul1'1
                      reg int mul1 = factors[2] * factors[3]
         product'2
                      reg product = mul0 * mul1
            total'3
                      reg total = product + add to
        factors[4]'0
                                             product'2
                              add_to'2
                     module specified ports :
```

int i'0 ->

int o'5 {

0 = i

#### Control Flow



# Module Ports

```
module m {
     regular input input float[4] xs
    regular output output float[4] ys
instantiate module m m inst
    assign to input m inst.xs = [0.2, 0.3, 0.4, 0.5]
  read from output float y = m_inst.ys[2]
                   module fp_add {
   "main" interface
                     interface fp add:
                       float a, float b -> float c
      inline usage float x = fp add(0.2, 0.7)
                   module safe divider {
                     action divide : int n, int d {
 action declaration
                       trigger nonzero : int div
trigger declaration
                       when d != 0 {
    trigger trigger
                         nonzero(n / d)
                   safe divider safe div
        action use safe div.divide(5, 2)
  trigger use and when safe div.nonzero: int div {
conditional binding
                    //...
```

### Arrays & slicing

```
indexing bool elem = mat[1][4]
access sub-array bool[5] col = mat[7]
   N-D slicing bool[9] row = mat[:][1]
open slice bound bool[2][2] sub = mat[1:3][:3]
   input int#(FROM:0, T0: 7) x
   part-select bool[2] part = mat[x+:2][3:]

array literal int[4] values = [1, 2, 3, 4]
wide operations int[4] twice = values + values
   // == [2, 4, 6, 8]

mat 0 1 2 3 4 5 6 7 8

mat 0 1 2 3 4 5 6 7 8

output
literal row
   col
   int[4] twice = values + values
```

#### Builtins

gen bool true

#### **builtin modules**

```
gen bool false
gen bool assert #(bool C)
gen int sizeof #(T)
gen int clog2 #(int V)
gen int pow2 #(int E)
gen int pow #(int B, int E)
gen int factorial #(int N)
gen int falling factorial #(int N, int K)
gen int comb #(int N, int K)
gen int noinfer #(int V)
builtin functions
module LatencyOffset #(T, int OFFSET)
 : T in'0 -> T out'OFFSET
module CrossDomain #(T) {
    domain in clk
    input T in'0
    domain out clk
    output T out'0
module transmute from bits #(T)
 : bool[sizeof #(T)] bits'0 -> T value'0
module transmute to bits #(T)
 : T value'0 -> bool[sizeof #(T)] bits'0
module transmute #(T1, T2): T1 a'0 -> T2 b'0
module unsafe int cast
  #(int FROM I, int TO I, int FROM, int TO):
    int#(FROM: FROM_I, TO: TO_I) in'0 ->
    int#(FROM, T0) out'0
```

# (Latency) Parameter Inference

