

SUS Language Reference Guide

Variables & Assignments

```
simple declaration int addr
declaration and assign float[2] xs = [7.5, -5.0e3]
later assigns overwrite xs[1] = 0.0
   immediately visible float[2] ys = xs  // == [7.5, 0.0]
unassigned == don't care int not_written  // == 'x

state reg declaration state int cur_idx
        set initial value initial cur_idx = 0
        update every cycle cur_idx = (cur_idx + 1) % 10

declare state register state int st
state updates next cycle state int st
state updates next cycle int z = st  // == previous st

compile-time variable gen int[2] VALS = [3, -7]
use gen vars anywhere gen bool[VALS[0]] my arr
```

Sized Integers

```
wire ints have bounds
    TO is exclusive
bounds can be inferred
int sum = digit + five
    gen bool[10] MY_B00LS = [...]
index is boundschecked
gen ints are unbounded
gen int B00P = -500000000000000
```

Parameters

```
module declaration
constant declaration
type declaration
module param usage
type param usage
type param usage
type param usage
constant param usage
int #(FROM: -TO, TO: TO) balanced_octal
or more compactly
module m #(TypeParam, int VALUE) { ... }
const int sizeof#(T) { ... }
struct int #(int FROM, int TO) { ... }
m #(TypeParam: type bool, VALUE: 6) inst
gen int TO = sizeof #(T: type bool[4])
gen int FROM = -TO
int #(FROM: -TO, TO: TO) balanced_octal
```

module pow17 : int i -> int o {

int i2 = i * i

Latency Counting

```
reg int i4 = i2 * i2
       add pipeline stage
                                int i8 = i4 * i4
                            reg int i16 = i8 * i8
       add pipeline stage
                                    0 = i * i16
'i' gets compensating regs
     i'0
                                bool x
      add two latency registers reg reg x = true
         shorthand decl + regs reg reg int v = 6
                    module example md :
                     int#(FROM: 0, TO: 100)[4] factors,
 factors'0 inferred
                     int#(FROM: 0, TO: 100) add to ->
  add_to'2 inferred
 product'2 inferred
                     int product,
    total'3 inferred
                     int total {
                      reg int mul0 = factors[0] * factors[1]
           mul0'1
            mul1'1
                      reg int mul1 = factors[2] * factors[3]
         product'2
                      reg product = mul0 * mul1
            total'3
                      reg total = product + add to
        factors[4]'0
                                             product'2
```

add_to'2

module specified_ports :

int i'0 ->

int o'5 {


0 = i

i specified to '0

o specified to '5

forces 5 registers

Control Flow



Module Ports

```
module m {
     regular input input float[4] xs
    regular output output float[4] ys
instantiate module m m inst
    assign to input m.xs = [0.2, 0.3, 0.4, 0.5]
  read from output float y = m.ys[2]
                   module fp add {
                     interface fp add:
   "main" interface
                       float a, float b -> float c
      inline usage float x = fp add(0.2, 0.7)
                   module safe divider {
                     action divide : int n, int d {
 action declaration
                       trigger nonzero : int div
trigger declaration
                       when d != 0 {
    trigger trigger
                         is nonzero(n / d)
                   safe divider safe div
        action use safe div.divide(5, 2)
  trigger use and when safe div.nonzero: int div {
conditional binding
                    //...
```

N-D Arrays & slicing

declaration input bool[5][9] mat

Builtins

builtin functions

```
gen bool true
gen bool false
gen bool assert #(bool C)
gen int sizeof #(T)
gen int clog2 #(int V)
gen int pow2 #(int E)
gen int pow #(int B, int E)
gen int factorial #(int N)
gen int falling factorial #(int N, int K)
gen int comb #(int N, int K)
gen int noinfer #(int V)
builtin modules
module LatencyOffset #(T, int OFFSET)
 : T in'0 -> T out'OFFSET
module CrossDomain #(T) {
    domain in clk
    input T in'0
    domain out clk
    output T out'0
module transmute from bits #(T)
 : bool[sizeof #(T)] bits'0 -> T value'0
module transmute to bits #(T)
 : T value'0 -> bool[sizeof #(T)] bits'0
module transmute #(T1, T2): T1 a'0 -> T2 b'0
module unsafe int cast
  #(int FROM I, int TO I, int FROM, int TO):
    int#(FROM: FROM I, TO: TO I) in'0 ->
    int#(FROM, TO) out'0
```

(Latency) Parameter Inference

