Number of ports:	285
Number of nets:	972
Number of cells:	759
Number of combinational cells:	682
Number of sequential cells:	71
Number of macros/black boxes:	0
Number of buf/inv:	183
Number of references:	45
Combinational area:	2906.338053
Buf/Inv area:	418.437016
Noncombinational area:	1302.566048
Macro/Black Box area:	0.000000
Net Interconnect area:	101313.842743
Total cell area:	4208.904101
Total area:	105522.746844

Clock slack

Siden			
Des/Clust/Port	Wire Load Model	Librar	·y
pre_norm	wl10	l90spr	vt_typ
Point		Incr	Path
clock clk (rise ed clock network dela signb_r_reg/CK (LS signb_r_reg/Q (LSD U806/Z (XOR2M1N) U805/Z (OAI211B100 U803/Z (OAI21M0N) result_zero_sign_r data arrival time	y (ideal) DFQM2N) FQM2N) MON)	0.00 0.00 0.08 0.18 0.13 0.16 0.19	0.00 0.00 0.00 r 0.18 r 0.31 f 0.47 f 0.65 r 0.65 r
clock clk (rise ed clock network dela result_zero_sign_r library setup time data required time data required time data arrival time	y (ideal) eg/CK (LSDFQM2N)	10.00 0.00 0.00 -0.24	10.00 10.00 10.00 r 9.76 9.76 9.76 -0.65
slack (MET)			9.11

```
Design
             Wire Load Model
                                        Library
                      wl10
                                        190sprvt typ
pre norm
Global Operating Voltage = 1
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 1.000000pf
   Time Units = 1ns
   Dynamic Power Units = 1mW
                                (derived from V,C,T units)
   Leakage Power Units = 1uW
Attributes
i - Including register clock pin internal power
  Cell Internal Power = 98.1690 uW
                                      (37\%)
  Net Switching Power = 167.1530 uW
                                      (63\%)
Total Dynamic Power = 265.3220 uW
                                     (100%)
Cell Leakage Power =
                          5.7013 uW
```

```
#faults=1 #det=1 CPU=0.28 sec
#faults=1 #det=2 CPU=0.28 sec
#faults=1 #det=2 CPU=0.28 sec
#faults=1 #det=2 CPU=0.28 sec
#faults=1 #det=2 CPU=0.28 sec
Patn 10: #merges=0
Patn 11: #merges=0
                          #failed merges=1
                          #failed merges=1
Patn 12: #merges=0
                          #failed merges=1
                          #failed merges=1
Patn 13: #merges=0
Patn 14: #merges=0
                         #failed_merges=1
                                                 #faults=2 #det=2 CPU=0.28 sec
#faults=1 #det=2 CPU=0.28 sec
                         #failed merges=1
Patn 15: #merges=1
Patn 16: #merges=0
                         #failed merges=1
                                                 #faults=2 #det=3 CPU=0.28 sec
#faults=1 #det=1 CPU=0.28 sec
Patn 17: #merges=1
                         #failed merges=1
Patn 18: #merges=0 #failed merges=4
                                                  #faults=2 #det=2 CPU=0.28 sec
#faults=2 #det=2 CPU=0.28 sec
Patn 19: #merges=1
                        #failed merges=0
Patn 20: #merges=1
                          #failed merges=1
                                                  #faults=1 #det=1 CPU=0.28 sec
Patn 21: #merges=0
                          #failed merges=1
Patn 22: #merges=0
                          #failed merges=1
                                                  #faults=1 #det=1 CPU=0.28 sec
Patn 23: #merges=0
                          #failed_merges=0
                                                  #faults=1 #det=1 CPU=0.28 sec
                                                  #faults=1 #det=1 CPU=0.28 sec
#faults=1 #det=1 CPU=0.28 sec
Patn 24: #merges=0
                          #failed_merges=1
Patn 25: #merges=0
                          #failed_merges=0
Fault simulation: 2 patterns were dropped due to no added detection.
                 44
                                52/1/59 99.14%
```

Uncollapsed Stuck Fault Sun	nmary R	eport
fault class	code	#faults
Detected Possibly detected Undetectable ATPG untestable Not detected	DT PT UD AU ND	5888 0 85 1 50
total faults test coverage		6024 99.14%
Pattern Summary Repo	ort	
#internal patterns #basic_scan patterns		151 151

Collapsed Stuck Fault Summary Report				
fault class	code	#faults		
Detected detected_by_simulation detected_by_implication Possibly detected Undetectable undetectable-redundant ATPG untestable atpg_untestable-not_detected Not detected not-controlled not-observed	DT DS DI PT UD UR AU AN ND NC	4336 (3836) (500) 0 52 (52) 1 (1) 30 (2) (28)		
total faults test coverage Pattern Summary Repo	rt	4419 99.29%		
#internal patterns #basic_scan patterns		151 151		

Pre_norm unscan

Area

Number of ports:	274
Number of nets:	961
Number of cells:	759
Number of combinational cells:	682
Number of sequential cells:	71
Number of macros/black boxes:	0
Number of buf/inv:	183
Number of references:	45
Combinational area: Buf/Inv area: Noncombinational area: Macro/Black Box area: Net Interconnect area:	2906.338053 418.437016 901.771015 0.000000 94687.141235
Total cell area:	3808.109068
Total area:	98495.250304

Clock slack

<pre>clock clk (rise edge) clock network delay (ideal) result_zero_sign_reg/CK (LDFQM2N) library setup time data required time</pre>	10.00 0.00 0.00 -0.18	10.00 10.00 10.00 r 9.82 9.82
data required time data arrival time slack (MET)		9.82 -0.62 -9.20

Power

```
Wire Load Model
                                            Library
Design
                        wl10
                                            l90sprvt_typ
pre_norm
Global Operating Voltage = 1
Power-specific unit information : Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW
                                   (derived from V,C,T units)
    Leakage Power Units = 1uW
Attributes
i - Including register clock pin internal power
 Cell Internal Power = 91.8773 uW
Net Switching Power = 162.1575 uW
                                          (36\%)
                                          (64%)
Total Dynamic Power = 254.0348 uW (100%)
Cell Leakage Power = 5.4875 uW
```

#patterns		lts ct/act			faults u/abort	test cove		proc	ess time				
							uge						
255		4	26		4/210/3	3	96.51	96	1947.	75	(3	32:27.75)
256		2	24		4/210/3		96.55	%	1947.	75	(3	32:27.75	j
257		1	23		4/210/3	3	96.56	%	1947.	75	(3	32:27.75)
258		2	21		4/210/3	3	96.60	8	1947.	76	(3	32:27.76)
259		3	18		4/210/3	3	96.65	%	1947.	76	(3	32:27.76)
260		1	17		4/210/3	3	96.67	96	1947.	76	(3	32:27.76)
261		1	16		4/210/3	3	96.69	P8	1947.	77	(3	32:27.77)
262		1	14		4/211/3	3	96.70	P6	1947.	77	(3	32:27.77)
263		1	13		4/211/3	3	96.72	%	1947.	77	(3	32:27.77)
264		1	12		4/211/3	3	96.74	%	1947.	78	(3	32:27.78)
265		1	11		4/211/3	3	96.76	%	1947.	78	(3	32:27.78)
266		1	10		4/211/3	3	96.77	%	1947.	78	(3	32:27.78)
266		0	4		4/214/3		96.77		1947.			32:27.84	
136 fault	s were	ident	ified	as d	etected I	oy imp	olicat	ion,	test co	vera	ge	is now 9	97.97%.

TEST-T> report_summaries Collapsed Stuck Fault Summ	nary Re	port
fault class	code	#faults
Detected detected_by_simulation detected_by_implication Possibly detected atpg_untestable-pos_detected not_analyzed-pos_detected Undetectable undetectable-redundant ATPG untestable atpg_untestable-not_detected Not detected not-observed	DT DS DI PT AP NP UD UR AU AN ND	3928 (3792) (136) 8 (6) (2) 12 (12) 70 (70) 1
total faults test coverage		4019 98.13%
Pattern Summary Repo	rt	
#internal patterns #full_sequential patterns		266 266

Number of ports:	10446
Number of nets:	20449
Number of cells:	10308
Number of combinational cells:	7400
Number of sequential cells:	1452
Number of macros/black boxes:	0
Number of buf/inv:	3241
Number of references:	1544
Combinational area:	26074.905613
Buf/Inv area:	6952.885330
Noncombinational area:	26642.624973
Macro/Black Box area:	0.000000
Net Interconnect area:	1170079.573273
Total cell area:	52717.530586
Total area:	1222797.103859

Clock slack

SIGCK		
U6044/Z (INVM2N)	0.09	3.73 f
U6325/Z (NR2M2N)	0.16	3.89 r
U6045/Z (INVM2N)	0.09	3.99 f
U6330/Z (NR2M2N)	0.16	4.14 r
U6046/Z (INVM2N)	0.09	4.24 f
U6331/Z (NR2M2N)	0.16	4.40 r
U6048/Z (INVM2N)	0.09	4.49 f
U6332/Z (NR2M2N)	0.16	4.65 r
U6049/Z (INVM2N)	0.09	4.74 f
U6333/Z (NR2M2N)	0.16	4.90 r
U6050/Z (INVM2N)	0.09	5.00 f
U6326/Z (NR2M2N)	0.16	5.16 r
U6051/Z (INVM2N)	0.09	5.25 f
U7269/Z (A0I32M2N)	0.10	5.35 r
U7268/Z (OAI21MON)	0.12	5.46 f
DFF_990/D (dff_test_982)	0.00	5.46 f
DFF_990/Q_reg/D (SDFZRMON)	0.00	5.46 f
data arrival time		5.46
clock CK (rise edge)	10.00	10.00
clock network delay (ideal)	0.00	10.00
DFF_990/Q_reg/CK (SDFZRMON)	0.00	10.00 r
library setup time	-0.24	9.76
data required time		9.76
data required time		9.76
data arrival time		-5.46
slack (MET)		4.30

```
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW
                                 (derived from V,C,T units)
    Leakage Power Units = 1uW
Attributes
i - Including register clock pin internal power
  Cell Internal Power =
                                       (38\%)
                           2.2681 mW
 Net Switching Power
                           3.6764 mW
                                       (62\%)
Total Dynamic Power
                      =
                          5.9445 mW
                                      (100%)
Cell Leakage Power
                       = 64.9848 \text{ uW}
```

```
#ATPG faults test
#patterns
                 #faults
                                                             process
stored
             detect/active red/au/abort coverage CPU time
Begin deterministic ATPG: #uncollapsed_faults=60687, abort_limit=250...
Patn 1: #merges=2050  #failed_merges=14  #faults=2051  #det=3714  CPU=0.02 sec
Patn 2: #merges=5579  #failed_merges=323  #faults=5580  #det=10838  CPU=0.05 sec
Patn 3: #merges=4027  #failed_merges=217  #faults=4028  #det=7279  CPU=0.08 sec
Patn 4: #merges=3000  #failed_merges=175  #faults=3001  #det=5330  CPU=0.10 sec
Patn 5: #merges=2301  #failed_merges=76  #faults=2302  #det=3698  CPU=0.11 sec
Patn 6: #merges=1611  #failed_merges=144  #faults=1612  #det=2612  CPU=0.13 sec
Patn 7: #merges=616 #failed merges=5 #faults=617 #det=1715 CPU=0.13 sec
Patn 8: #merges=1767 #failed_merges=138 #faults=1768 #det=3051 CPU=0.15 sec
Patn 9: #merges=1518 #failed_merges=146 #faults=1519 #det=2535 CPU=0.16 sec
Patn 14: #merges=218 #failed_merges=3
                                                   #faults=219 #det=235 CPU=0.21 sec
                         #failed_merges=173
Patn 15: #merges=597
                                                  #faults=598
                                                                 #det=1017 CPU=0.21 sec
Patn 16: #merges=511 #failed merges=160 #faults=512
                                                                   #det=876 CPU=0.22 sec
      17: #merges=473 #failed merges=65
                                                   #faults=474
                                                                   #det=731
                                                                              CPU=0.23 sec
```

```
Patn 0: #merges=0
                     #failed_merges=0
                                        #faults=1 #det=1 CPU=0.42 sec
Patn
     1: #merges=0
                     #failed merges=0
                                        #faults=1 #det=1 CPU=0.42 sec
                     #failed_merges=0
Patn 2: #merges=0
                                        #faults=1 #det=1 CPU=0.42 sec
Patn
    3: #merges=0
                     #failed_merges=0
                                        #faults=1 #det=1 CPU=0.42 sec
Patn 4: #merges=0
                     #failed merges=0
                                        #faults=1 #det=1 CPU=0.42 sec
Patn 5: #merges=0
                     #failed_merges=0
                                        #faults=1 #det=1 CPU=0.42 sec
Patn 6: #merges=0
                     #failed merges=0
                                        #faults=1 #det=1 CPU=0.42 sec
Patn 7: #merges=0
                     #failed merges=0
                                        #faults=1 #det=1 CPU=0.42 sec
136
                               0/0/0
                                       100.00%
                                                    0.42
               8
```

Uncollapsed Stuck Fault Sum	mary R	eport
fault class	code	#faults
Detected Possibly detected Undetectable ATPG untestable Not detected	DT PT UD AU ND	70726 0 42 0
total faults test coverage		70768 100.00%
Pattern Summary Repo	rt	
<pre>#internal patterns #basic_scan patterns</pre>		136 136

Collapsed Stuck Fault Summ	nary Rep	port
fault class	code	#faults
Detected detected_by_simulation detected_by_implication Possibly detected Undetectable undetectable-unused undetectable-tied undetectable-blocked ATPG untestable Not detected	DT DS DI PT UD UU UT UB AU ND	42144 (34999) (7145) 0 36 (4) (30) (2) 0
total faults test coverage		42180 100.00%
Pattern Summary Repo	ort	
#internal patterns #basic_scan patterns		136 136

s38584_seq unscan

Area

Number of ports:	6102
Number of nets:	14671
Number of cells:	10310
Number of combinational cells:	7402
Number of sequential cells:	1452
Number of macros/black boxes:	0
Number of buf/inv:	1795
Number of references:	1571
Combinational area:	28125.794631
Buf/Inv area:	3893.820181
Noncombinational area:	18441.852310
Macro/Black Box area:	0.000000
Net Interconnect area:	1034605.431976
Total cell area:	46567.646941
Total area:	1081173.078918

Clock slack

<pre>clock CK (rise edge) clock network delay (ideal) DFF_990/Q_reg/CK (LDFQMON) library setup time</pre>	10.00 0.00 0.00 -0.08	10.00 10.00 10.00 r 9.92
data required time data required time data arrival time		9.92 9.92 -5.56
slack (MET)		4.36

Power

```
Library
Design
            Wire Load Model
s38584_seq
                          wl10
                                                  l90sprvt_typ
Global Operating Voltage = 1
Power-specific unit information :
Voltage Units = 1V
     Capacitance Units = 1.000000pf
     Time Units = 1ns
    Dynamic Power Units = 1mW
Leakage Power Units = 1uW
                                      (derived from V,C,T units)
Attributes
i - Including register clock pin internal power
  Cell Internal Power = 1.1806 mW
Net Switching Power = 683.3595 uW
                                               (63%)
                                               (37%)
Total Dynamic Power = 1.8640 mW (100%)
Cell Leakage Power
                         = 55.4623 uW
```

#patterns	#faults		#ATPG faults	test	process	
stored	detect/ac	tive	red/au/abort	coverage	CPU time	
13	0	44030	0/26/3	22.10	% 29179.40	(8:06:19.40)
14	390	43639	0/27/3	22.84	% 29936.50	(8:18:56.50)
15	274	43365	0/27/3	23.34	% 29937.47	(8:18:57.47)
15	0	43365	0/27/3	1 23.34	% 31137.51	(8:38:57.51)
16	412	42953	0/27/3	1 24.14	% 31139.62	(8:38:59.62)
16	0	42953	0/27/3	24.14	% 32339.85	(8:58:59.85)
16	0	42952	0/28/3	3 24.14	% 33268.98	(9:14:28.98)
17	2143	40809	0/28/3	3 28.03	% 33272.15	(9:14:32.15)
17	0	40809	0/28/3	4 28.03	% 34472.46	(9:34:32.46)
17	0	40808	0/29/3	28.03	% 35674.74	(9:54:34.74)
17	Ō	40808				
MAX total	CPU time r	eached	: timeUsed =	10:14:34.7	8. MAX = 10:00:	:00.00 Seguential Test Generation terminated
						age is now 28.85%.

Uncollapsed Stuck Fault Summary Report							
fault class	code	#faults					
Detected	DT						
Possibly detected	PT	723					
Undetectable	UD	39					
ATPG untestable	AU	27					
Not detected	ND	39184					
total faults		55656					
test coverage		28.85%					
Pattern Summary Report							
#internal patterns		17					
#basic scan patterns		4					
#full sequential patterns		13					

Collapsed Stuck Fault Summary Report						
fault class	code	#faults				
Detected detected_by_simulation detected_by_implication Possibly detected atpg_untestable-pos_detected not_analyzed-pos_detected Undetectable undetectable-unused undetectable-tied undetectable-blocked ATPG untestable atpg_untestable-not_detected Not detected not-controlled not-observed	DT DS DI PT AP NP UD UU UT UB AU AN ND NC	9352 (8442) (910) 723 (4) (719) 36 (6) (29) (1) 20 (20) 23820 (4108) (19712)				
total faults test coverage		33951 28.64%				
Pattern Summary Report						
#internal patterns #basic_scan patterns #full_sequential patterns		17 4 13				

Pre_norm	Area	Power	Fault	Coverage(collapsed)	ATPG	Pattern
			count		Run	number
					times	
Scanned	105522.746844	265.3220uW	4419	99.29%	0.28s	151
Non Scanned	98495.250304	254.0348uW	4019	98.13%	1947.84s	266

Area	Power	Fault	Coverage(collapsed)	ATPG Run	Pattern
		count		times	number
1222797.103859	5.9445mW	42180	100%	0.42s	136
1081173.078918	1.8640mW	33951	28.64%	36874.78s	17
	1222797.103859	1222797.103859 5.9445mW	count 1222797.103859 5.9445mW 42180	count count 1222797.103859 5.9445mW 42180 100%	count times 1222797.103859 5.9445mW 42180 100% 0.42s