

# Digital IC Design

## Exercise 6

### Clock Domain Crossing (CDC)


**Professor Po-Tsang Huang**

**International College of Semiconductor Technology  
National Yang Ming Chiao Tung University**




# 6-1 Clock Domain Crossing [60%]

- Design a 3x3 convolution kernel according to the following specifications
  - ◆ Input signals(cycle time = 19ns)
  - ◆ Output signals(cycle time = 11ns)



## 6-1 Clock Domain Crossing [60%]

- Design a 3x3 convolution kernel according to the following specifications
  - ◆ The cycle time of `clk_operating` is defined by yourself
  - ◆ Verify the design in gate level simulation using the pattern provided by TA.



# 3x3 Convolution (Parallel input)

IFM

Give in cycle 1

I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>
I <sub>8</sub>	I <sub>9</sub>	I <sub>10</sub>	I <sub>11</sub>	I <sub>12</sub>	I <sub>13</sub>	I <sub>14</sub>
I <sub>15</sub>	I <sub>16</sub>	I <sub>17</sub>	I <sub>18</sub>	I <sub>19</sub>	I <sub>20</sub>	I <sub>21</sub>
I <sub>22</sub>	I <sub>23</sub>	I <sub>24</sub>	I <sub>25</sub>	I <sub>26</sub>	I <sub>27</sub>	I <sub>28</sub>
I <sub>29</sub>	I <sub>30</sub>	I <sub>31</sub>	I <sub>32</sub>	I <sub>33</sub>	I <sub>34</sub>	I <sub>35</sub>
I <sub>36</sub>	I <sub>37</sub>	I <sub>38</sub>	I <sub>39</sub>	I <sub>40</sub>	I <sub>41</sub>	I <sub>42</sub>
I <sub>43</sub>	I <sub>44</sub>	I <sub>45</sub>	I <sub>46</sub>	I <sub>47</sub>	I <sub>48</sub>	I <sub>49</sub>

Give in cycle 25

Weight

W <sub>1</sub>	W <sub>2</sub>	W <sub>3</sub>
W <sub>4</sub>	W <sub>5</sub>	W <sub>6</sub>
W <sub>7</sub>	W <sub>8</sub>	W <sub>9</sub>

Give in cycle 1

\*

=

OFM

The 1<sup>st</sup> output

O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>	O <sub>4</sub>	O <sub>5</sub>
O <sub>6</sub>	O <sub>7</sub>	O <sub>8</sub>	O <sub>9</sub>	O <sub>10</sub>
O <sub>11</sub>	O <sub>12</sub>	O <sub>13</sub>	O <sub>14</sub>	O <sub>15</sub>
O <sub>16</sub>	O <sub>17</sub>	O <sub>18</sub>	O <sub>19</sub>	O <sub>20</sub>
O <sub>21</sub>	O <sub>22</sub>	O <sub>23</sub>	O <sub>24</sub>	O <sub>25</sub>

The 25<sup>th</sup> output

$$O_1 = I_1 \times W_1 + I_2 \times W_2 + I_3 \times W_3 + I_4 \times W_4 + I_5 \times W_5 + I_6 \times W_6 + I_7 \times W_7 + I_8 \times W_8 + I_9 \times W_9$$

$$O_{25} = I_{33} \times W_1 + I_{34} \times W_2 + I_{35} \times W_3 + I_{40} \times W_4 + I_{41} \times W_5 + I_{42} \times W_6 + I_{47} \times W_7 + I_{48} \times W_8 + I_{49} \times W_9$$

# Specifications for 3x3 convolution kernel

## ■ Signals:


Input signals	Bit width	Description
Clk_1	1	Positive edge trigger clock, cycle time is <b>19ns</b>
Clk_2	1	Positive edge trigger clock, cycle time is <b>11ns</b>
Clk_operating	1	Positive edge trigger clock, cycle time is <b>? ns (define by yourself)</b>
rst_n	1	Asynchronous active-low reset.
in_valid	1	When High, <b>In_IFMs</b> are valid
Weight_valid	1	When High, <b>In_Weights</b> are valid
In_IFM_1-9	8	Input feature map ( <b>9 signals</b> ), give in <b>25 cycles</b> , cycle time is <b>19ns</b>
In_Weight_1-9	8	Weights ( <b>9 signals</b> ), give in <b>one cycle</b> , cycle time is <b>19ns</b>

Output signals	Bit width	Description
Out_valid	1	High when out is valid, then Patten will check Out_OFM, cycle time is <b>11ns</b>
Out_OFM	21	The answers of the 3x3 convolution, cycle time is <b>11ns</b>


## ■ Settings:

- ◆ **In\_IFMs & In\_Weights should be received by registers.**
- ◆ **The output ports should be set as registers.**

# Example of Synchronizer




Pulse synchronizer using XOR



## **6-2 Limitation of average bandwidth [40%]**

- Inference the CNN model, some preprocessing of input image are required before doing the convolution. A CNN inference processor is consisted by two modules, Module\_A and Module\_B, and the information is as follows:
  - ◆ The Module\_A is used to preprocess input images, and the Module\_A will output preprocessed data to Module\_B then do the 3x3 convolution.
  - ◆ Module\_B is a 3x3 convolution kernel, which is consisted by nine 8bit-multipliers with an adder tree, and the cycle time of the kernel is 9ns.
    - The nine 8bit weight has been stored in Module\_B.
- In order to ensure that module\_B can correctly receive data from module\_A for convolution, what is the limitation on the average output bandwidth of module\_A?
  - ◆ The buffer size of module\_B is not infinite

# Block diagram of Module\_B





# Submission of Exerice-6

---

- Please upload the following files
  - ◆ Due day: PM 11:55 on 01/08
  - ◆ Naming rule:
    - Ex\_6\_student\_ID.tar(.rar / .zip)
      - 3x3\_Convolution\_CDC.v
      - **Operating\_cycle\_time.txt** (e.g. ?ns.txt)
      - Report.pdf