Name: Sushan Patel UIN: 334003274

Lab 07 Report

1. Driver Code:

```
// Texas A&M University
// CSCE 616 Hardware Design Verification
// Created by : Prof. Quinn and Saumil Gogri
class htax_tx_driver_c extends uvm_driver #(htax_packet_c);
       parameter PORTS = `PORTS;
       parameter VC
       parameter WIDTH = `WIDTH;
       `uvm_component_utils(htax_tx_driver_c)
      virtual interface htax_tx_interface htax_tx_intf;
      //Constructor
      function new (string name, uvm_component parent);
             super.new(name,parent);
      endfunction: new
//UVM build phase
function void build phase(uvm phase phase);
 super.build_phase(phase);
             if(!uvm_config_db#(virtual htax_tx_interface)::get(this,"","tx_vif",htax_tx_intf))
                    `uvm_fatal("NO_TX_VIF",{"Virtual Interface needs to be set for ",
get_full_name(),".tx_vif"})
      endfunction: build_phase
      //UVM run_phase
task run_phase(uvm_phase phase);
                                                                                //Reset
                    rst_dut_and_signal();
the interface signals
             forever begin
             //Till end of test
                    seq_item_port.get_next_item(req);
                                                     //Get next pkt from sequencer
                    drive_thru_dut(req);
                                                                                //Drive
pkt to DUT via interface
```

```
//Sends
                       seq_item_port.item_done();
                                                                                         ACK
                                                                                                 to
sequencer
               end
       endtask:run_phase
       task rst_dut_and_signal();
               @(negedge htax_tx_intf.rst_n);
               `uvm_info("TOP", "Resetting the DUT synchronously", UVM_NONE)
               @(posedge htax_tx_intf.clk)
               htax tx intf.tx outport reg = 'b0;
       htax_tx_intf.tx_vc_req
                                = b0;
       htax tx intf.tx sot
                              = b0:
       htax_tx_intf.tx_release_gnt = 'b0;
       htax tx intf.tx eot
                               = b0;
       endtask:rst dut and signal
       extern protected task drive thru dut(htax packet c pkt);
endclass : htax_tx_driver_c
//TO DO : COMPLETE THE DRIVER CODE BELOW
task htax tx driver c::drive thru dut(htax packet c pkt);
                    (get_type_name(), $sformatf("Input
       `uvm info
                                                            Data
                                                                    Packet to
                                                                                  DUT : \n%s",
pkt.sprint()),UVM NONE)
       //Wait for pkt.delay clock cycles
       repeat (pkt.delay) @(posedge htax_tx_intf.clk);
       //On next clk-posedge
       //TO DO: Set htax tx intf.tx outport reg in one-hot fashion from pkt.dest port
       @(posedge htax_tx_intf.clk)
       case(pkt.dest_port)
               'b00: htax tx intf.tx outport req <= 4'b0001;
               'b01: htax_tx_intf.tx_outport_req <= 4'b0010;
               'b10: htax tx intf.tx outport req <= 4'b0100;
               'b11: htax tx intf.tx outport req <= 4'b1000;
               default: htax tx intf.tx outport req <= 4'b0001;
       endcase
       //TO DO : Assign htax_tx_intf.tx_vc_req from pkt.vc
       htax_tx_intf.tx_vc_req <= pkt.vc;
       @(posedge htax tx intf.clk)
       //TO DO : Wait till htax_tx_intf.tx_vc_gnt is received
       while (~(|htax tx intf.tx vc gnt)) begin
               @(posedge htax tx intf.clk)
               `uvm_info("TOP", "Waiting for tx_vc_gnt", UVM_NONE)
```


```
//On next clk-posedge
        //TO DO: Set any one bit tx sot[vc-1:0] to 1 from the ones granted by htax tx intf.tx vc gnt
        //
                                        (refer to SPEC doc for more details)
        for(int i='d0; i < `VC; i++) begin //TO DO: Replace XXX and YYY with appropriate values for a
packet
                if (htax tx intf.tx vc gnt[i])
                        htax_tx_intf.tx_sot[i] <= 'b1;</pre>
                else
                        htax_tx_intf.tx_sot[i] <= 'b0;
        end
        //TO DO : Drive pkt.data[0] on htax_tx_intf.tx_data
        htax_tx_intf.tx_data <= pkt.data[0];</pre>
       //TO DO : Reset htax_tx_intf.tx_outport_req and htax_tx_intf.tx_vc_req (to zero)
        htax tx intf.tx outport req <= 'b0;
        htax_tx_intf.tx_vc_req
                                  <= 'b0;
       //TO DO : On consecutive clk-posedges drive each of the packet's pkt.data on
htax tx intf.tx data
        //TO DO : Assign htax tx intf.tx sot to zero after first cycle
       //TO DO: Assert htax_tx_intf.tx_release_gnt for one clock cycle when driving second last data
packet
       //TO DO : Assert htax_tx_intf.tx_eot for one clock cycle when driving last data packet
        for(int i='d1; i < pkt.length; i++) begin //TO DO: Replace XXX and YYY with appropriate values
for a packet
                @(posedge htax tx intf.clk)
                        htax_tx_intf.tx_data <= pkt.data[i];</pre>
                        if (i=='d1) begin
                                htax tx intf.tx sot <= 'b0;
                        end
                        if (i==(pkt.length-'d2)) begin
                                htax_tx_intf.tx_release_gnt <= 'b1;
                        end
                        if (i==(pkt.length-'d1)) begin
                                htax_tx_intf.tx_release_gnt <= 'b0;
                                htax_tx_intf.tx_eot <= 'b1;</pre>
                        end
        end
        //On next clk-posedge
        //TO DO: Assign htax tx intf.tx data to X and htax tx intf.tx eot to zero
        @(posedge htax tx intf.clk)
        htax tx intf.tx data <= 'bX;
```

```
htax_tx_intf.tx_eot <= 'b0;
       `uvm_info (get_type_name(), $sformatf("Ended Driving Data Packet to DUT"), UVM_NONE)
endtask: drive thru dut
2. Monitor Code:
// Texas A&M University
// CSCE 616 Hardware Design Verification
// Created by: Prof. Quinn and Saumil Gogri
class htax_tx_monitor_c extends uvm_monitor;
       parameter PORTS = `PORTS;
      //Factory Registration
       `uvm_component_utils(htax_tx_monitor_c)
      //uvm_analysis_port #(htax_tx_mon_packet_c) tx_collect_port;
      virtual interface htax tx interface htax tx intf;
       htax_tx_mon_packet_c tx_mon_packet;
      int pkt_len;
      //constructor
      function new (string name, uvm_component parent);
             super.new(name,parent);
             //tx_collect_port = new("tx_collect_port",this);
             tx_mon_packet
                                 = new();
      endfunction: new
//UVM build phase
function void build_phase(uvm_phase phase);
 super.build phase(phase);
             if(!uvm_config_db#(virtual htax_tx_interface)::get(this,"","tx_vif",htax_tx_intf))
                    `uvm_fatal("NO_TX_VIF",{"Virtual Interface needs to be set for ",
get_full_name(),".tx_vif"})
      endfunction: build_phase
      //TO DO : Complete the run_phase tasks with Hints below
      task run phase(uvm phase phase);
             forever begin
                    pkt len=0;
```

@(posedge | htax tx intf.tx vc gnt) begin

```
//TO
                                        DO
                                                     Assign
                                                                tx_mon_packet.dest_port
                                                                                              from
htax_tx_intf.tx_outport_req
                              tx_mon_packet.dest_port <= htax_tx_intf.tx_outport_req;</pre>
                              case(htax_tx_intf.tx_outport_req)
                                      'b0001: tx mon packet.dest port <= 'b00;
                                      'b0010: tx_mon_packet.dest_port <= 'b01;
                                      'b0100: tx_mon_packet.dest_port <= 'b10;
                                      'b1000: tx_mon_packet.dest_port <= 'b11;
                                      default: tx_mon_packet.dest_port = 'b00;
                              endcase
                      end
                      @(posedge htax_tx_intf.clk);
                      //TO DO : On consegutive cycles append htax tx intf.tx data
tx_mon_packet.data[] till htax_tx_intf.tx_eot pulse
                      while(^{\sim} htax_tx_intf.tx_eot) begin // TO DO : Replace XXX with appropriate
condition
                      @(posedge htax_tx_intf.clk);
                      tx_mon_packet.data = new[++pkt_len](tx_mon_packet.data);
                      tx_mon_packet.data[pkt_len-1] = htax_tx_intf.tx_data;
                      end
                      tx_mon_packet.print();
               end
       endtask: run_phase
endclass: htax_tx_monitor_c
```

3. Htax_tx_intf signals:



4. Simulation Output:

```
--- UVM Report catcher Summary ---
Number of demoted UVM_FATAL reports :
Number of demoted UVM_ERROR reports :
Number of demoted UVM_WARNING reports:
Number of caught UVM_FATAL reports :
Number of caught UVM_ERROR reports :
Number of caught UVM_WARNING reports :
                                                             0
                                                             0
                                                             0
                                                             0
                                                             0
--- UVM Report Summary ---
** Report counts by severity
UVM_INFO : 72
UVM_WARNING :
UVM_ERROR : 0
UVM_FATAL : 0
** Report counts by id
[RNTST] 1
[TEST_DONE]
[TOP] 35
[UVMTOP]
[htax_tx_driver_c]
[simple_random_seq]
[simple_random_test]
[simple_random_test] 1
Simulation complete via $finish(1) at time 13030 NS + 52
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457
                                                                                                                                   $finish;
xcelium> exit
coverage setup:
  workdir : ./cov_work
dutinst : top(top)
scope : scope
   testname : test
coverage files:
  model(design data) : ./cov_work/scope/icc_1cfdfc8b_4389b1cd.ucm (reused)
                       : ./cov_work/scope/test/icc_1cfdfc8b_4389b1cd.ucd
22.03-s004: Exiting on Oct 31, 2023 at 17:42:28 CDT (total: 00:00:07)
   data
 TOOL:
```

5. HTAX Packet / HTAX TX Monitor Packet: