Name: Sushan Patel UIN: 334003274

## Lab 08 Report

## 1. Rx\_Monitor Code:

```
// Texas A&M University
// CSCE 616 Hardware Design Verification
// Created by: Prof. Quinn and Saumil Gogri
class htax_rx_monitor_c extends uvm_monitor;
       `uvm_component_utils(htax_rx_monitor_c)
       //Analysis port to communicate with Scoreboard
       uvm analysis port #(htax rx mon packet c) rx collect port;
       virtual interface htax rx interface htax rx intf;
       htax rx mon packet c rx mon packet;
       int pkt_len;
       function new (string name, uvm_component parent);
             super.new(name, parent);
             rx_collect_port = new ("rx_collect_port", this);
                                  = new();
             rx mon packet
       endfunction: new
       function void build phase (uvm phase phase);
              super.build phase(phase);
             if(!uvm_config_db#(virtual htax_rx_interface)::get(this,"","rx_vif",htax_rx_intf))
                     `uvm_fatal("RX_VIF",{"Virtual
                                                 Interface
                                                             needs
                                                                     to
                                                                           be
                                                                                set
                                                                                       for
",get full_name(),".rx_vif"})
       endfunction: build_phase
      //TO DO : Complete the run phase method
       task run phase(uvm phase phase);
             forever begin
                    pkt len=0;
                    //TO DO: Wait for rising edge of htax rx intf.rx sot
                    @(posedge htax rx intf.clk)
                    wait(htax_rx_intf.rx_sot);
                    //TO DO : On consecutive clock cycles append htax rx intf.rx data to
rx_mon_packet.data[] till htax_rx_intf.rx_eot pulse
```

```
while(~htax rx intf.rx eot) begin //TO DO: Replace XXX with appropriate
condition in while loop
                                  @(posedge htax rx intf.clk)
                                  rx_mon_packet.data = new[++pkt_len] (rx_mon_packet.data);
                                  rx mon packet.data[pkt len-1]=htax rx intf.rx data;
                           end
                    //TO DO : Write the rx_mon_packet on analyysis port
                    rx_collect_port.write(rx_mon_packet);
             end
       endtask: run_phase
endclass: htax_rx_monitor_c
2. Scoreboard Code:
// Texas A&M University
// CSCE 616 Hardware Design Verification
// Created by : Prof. Quinn and Saumil Gogri
//Declasing analysis TX port
       'uvm analysis imp decl( tx0 export)
       'uvm analysis imp decl( tx1 export)
       `uvm_analysis_imp_decl(_tx2_export)
       'uvm analysis imp decl( tx3 export)
      //Declasing analysis RX port
       `uvm analysis_imp_decl(_rx0_export)
       `uvm_analysis_imp_decl(_rx1_export)
       'uvm analysis imp decl( rx2 export)
       `uvm_analysis_imp_decl(_rx3_export)
class htax scoreboard c extends uvm scoreboard;
       'uvm component utils(htax scoreboard c)
      //Registering with Factory
       uvm_analysis_imp_tx0_export #(htax_tx_mon_packet_c, htax_scoreboard_c) tx0_export;
       uvm analysis imp tx1 export #(htax tx mon packet c, htax scoreboard c) tx1 export;
       uvm_analysis_imp_tx2_export #(htax_tx_mon_packet_c, htax_scoreboard_c) tx2_export;
       uvm analysis imp tx3 export #(htax tx mon packet c, htax scoreboard c) tx3 export;
       uvm analysis imp rx0 export #(htax rx mon packet c, htax scoreboard c) rx0 export;
       uvm analysis imp rx1 export #(htax rx mon packet c, htax scoreboard c) rx1 export;
       uvm analysis imp rx2 export #(htax rx mon packet c, htax scoreboard c) rx2 export;
```

```
uvm_analysis_imp_rx3_export #(htax_rx_mon_packet_c, htax_scoreboard_c) rx3_export;
       //Creating queue to store the incoming TX transactions
       htax_tx_mon_packet_c port0_queue[$], port1_queue[$], port2_queue[$], port3_queue[$],
cmp pkt[4];
       function new (string name, uvm_component parent);
              super.new(name,parent);
              tx0_export=new("tx0_export",this);
              tx1 export=new("tx1 export",this);
              tx2_export=new("tx2_export",this);
              tx3_export=new("tx3_export",this);
              rx0 export=new("rx0 export",this);
              rx1 export=new("rx1 export",this);
              rx2_export=new("rx2_export",this);
              rx3 export=new("rx3 export",this);
       endfunction: new
       //Write Method - TX[0] Monitor
       function void write tx0 export(htax tx mon packet c tx mon packet);
              tx mon packet.print();
               push_to_queue(tx_mon_packet);
       endfunction: write tx0 export
       //Write Method - TX[1] Monitor
       function void write_tx1_export(htax_tx_mon_packet_c tx_mon_packet);
              tx mon packet.print();
              push_to_queue(tx_mon_packet);
       endfunction : write_tx1_export
       //Write Method - TX[2] Monitor
       function void write tx2 export(htax tx mon packet c tx mon packet);
              tx_mon_packet.print();
              push to queue(tx mon packet);
       endfunction : write_tx2_export
       //Write Method - TX[3] Monitor
       function void write_tx3_export(htax_tx_mon_packet_c tx_mon_packet);
              tx_mon_packet.print();
              push_to_queue(tx_mon_packet);
       endfunction : write_tx3_export
       //TO DO : Complete the code for push to queue function -- preferably use the SV-Case
statement
       //Add incoming TX Monitor packet to corresponding queue from mon pkt.dest port
       function void push to queue(htax tx mon packet c mon pkt);
              case(mon pkt.dest port)
```

```
'b00: port0 queue.push front(mon pkt);
                     'b01: port1_queue.push_front(mon_pkt);
                     'b10: port2 queue.push front(mon pkt);
                     'b11: port3_queue.push_front(mon_pkt);
              endcase
       endfunction: push to queue
       //Write Method - RX[0] Monitor
       function void write_rx0_export(htax_rx_mon_packet_c rx_mon_packet);
               `uvm_info("SCOREBOARD",$sformatf("Received Data Packet on Port0:"), UVM_NONE)
              rx mon packet.print();
              cmp pkt[0] = new();
              cmp_pkt[0] = port0_queue.pop_back();
              if(cmp pkt[0].data==rx mon packet.data)
                      'uvm info("SCOREBOARD","Data matches for received pkt on port 0",
UVM_NONE)
              else
                      `uvm_fatal("SCOREBOARD","Data mismatch for received pkt on port 0")
              `uvm_info("SCOREBOARD","Dropping pkt from queue 0", UVM_NONE)
       endfunction: write_rx0_export
       //TO DO: Write Method - RX[1] Monitor
       function void write_rx1_export(htax_rx_mon_packet_c rx_mon_packet);
              //TO DO: Create a new cmp_pkt[i]
              //
                                           Pop the last element from queue i assign it to cmp pkt[i]
                                           Compare the data field of cmp pkt[i]
              //
rx_mon_packet; Mismatch results into fatal error
              `uvm info("SCOREBOARD",$sformatf("Received Data Packet on Port1:"), UVM NONE)
              rx_mon_packet.print();
              cmp pkt[1] = new();
              cmp_pkt[1] = port1_queue.pop_back();
              if(cmp_pkt[1].data==rx_mon_packet.data)
                      'uvm info("SCOREBOARD","Data matches for received pkt on port 1",
UVM_NONE)
              else
                      `uvm_fatal("SCOREBOARD","Data mismatch for received pkt on port 1")
              `uvm_info("SCOREBOARD","Dropping pkt from queue 1", UVM_NONE)
       endfunction: write rx1 export
       //TO DO: Write Method - RX[2] Monitor
       function void write_rx2_export(htax_rx_mon_packet_c rx_mon_packet);
              //TO DO: Create a new cmp pkt[i]
              //
                                           Pop the last element from queue i assign it to cmp_pkt[i]
                                           Compare the data field of cmp_pkt[i] and
              //
rx mon packet; Mismatch results into fatal error
              `uvm_info("SCOREBOARD",$sformatf("Received Data Packet on Port2:"), UVM_NONE)
              rx mon packet.print();
              cmp pkt[2] = new();
```

```
cmp pkt[2] = port2 queue.pop back();
              if(cmp_pkt[2].data==rx_mon_packet.data)
                      `uvm_info("SCOREBOARD","Data matches for received pkt on port 2",
UVM NONE)
              else
                      'uvm fatal("SCOREBOARD","Data mismatch for received pkt on port 2")
               `uvm_info("SCOREBOARD","Dropping pkt from queue 2", UVM_NONE)
       endfunction: write rx2 export
       //TO DO: Write Method - RX[3] Monitor
       function void write_rx3_export(htax_rx_mon_packet_c rx_mon_packet);
              //TO DO: Create a new cmp pkt[i]
              //
                                            Pop the last element from queue i assign it to cmp_pkt[i]
                                            Compare the data field
              //
                                                                          of cmp pkt[i]
rx mon packet; Mismatch results into fatal error
               `uvm_info("SCOREBOARD",$sformatf("Received Data Packet on Port3:"), UVM_NONE)
              rx mon packet.print();
              cmp_pkt[3] = new();
              cmp pkt[3] = port3 queue.pop back();
              if(cmp_pkt[3].data==rx_mon_packet.data)
                      'uvm info("SCOREBOARD", "Data matches for received pkt on port 3",
UVM NONE)
              else
                      'uvm fatal("SCOREBOARD", "Data mismatch for received pkt on port 3")
               `uvm_info("SCOREBOARD","Dropping pkt from queue 3", UVM_NONE)
       endfunction: write rx3 export
       function void check();
               `uvm_info("SCOREBOARD", "End of Simulation Checking", UVM_NONE)
              if(port0 queue.size()==0)
   `uvm_info("SCOREBOARD","Port 0 Queue is empty", UVM_NONE)
  else
   'uvm fatal("SCOREBOARD", "Port 0 Queue is non-empty at end of simulation")
              if(port1 queue.size()==0)
   `uvm_info("SCOREBOARD","Port 1 Queue is empty", UVM_NONE)
  else
   'uvm fatal("SCOREBOARD", "Port 1 Queue is non-empty at end of simulation")
              if(port2 queue.size()==0)
   `uvm_info("SCOREBOARD","Port 2 Queue is empty", UVM_NONE)
   `uvm_fatal("SCOREBOARD","Port 2 Queue is non-empty at end of simulation")
              if(port3 queue.size()==0)
   `uvm_info("SCOREBOARD","Port 3 Queue is empty", UVM_NONE)
  else
   'uvm fatal("SCOREBOARD", "Port 3 Queue is non-empty at end of simulation")
       endfunction : check
endclass: htax scoreboard c
```

## 3. UVM Summary:

```
UVM_INFO ../tb/htax_scoreboard_c.sv(108) @ 13050000: uvm_test_top.tb.htax_sb [SCOREBOARD] Data matches for received pkt on port 1
UVM_INFO ../tb/htax_scoreboard_c.sv(111) @ 130500000: uvm_test_top.tb.htax_sb [SCOREBOARD] Dropping pkt from queue 1
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-I.1d/sv/src/base/uvm_objection.svh(1268) @ 630300000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ../tb/htax_scoreboard_c.sv(147) @ 63030000: uvm_test_top.tb.htax_sb [SCOREBOARD] End of Simulation Checking
UVM_INFO ../tb/htax_scoreboard_c.sv(149) @ 63030000: uvm_test_top.tb.htax_sb [SCOREBOARD] Port 0 Queue is empty
UVM_INFO ../tb/htax_scoreboard_c.sv(153) @ 63030000: uvm_test_top.tb.htax_sb [SCOREBOARD] Port 1 Queue is empty
UVM_INFO ../tb/htax_scoreboard_c.sv(157) @ 63030000: uvm_test_top.tb.htax_sb [SCOREBOARD] Port 2 Queue is empty
UVM_INFO ../tb/htax_scoreboard_c.sv(161) @ 63030000: uvm_test_top.tb.htax_sb [SCOREBOARD] Port 3 Queue is empty
```

## 4. Simulation Output:

```
Number of demoted UNM_EAROR reports : 0
Number of demoted UNM_ERROR reports : 0
Number of demoted UNM_ERROR reports : 0
Number of demoted UNM_MARNING reports : 0
Number of demoted UNM_MARNING reports : 0
Number of caught UNM_EAROR reports : 0
Number of caught UNM_EAROR reports : 0
Number of caught UNM_MARNING reports : 0
N
```