Name: Sushan Patel UIN: 334003274

Lab 09 Report

1. htax_tx_monitor_c.sv:

```
class htax_tx_monitor_c extends uvm_monitor;
        parameter PORTS = `PORTS;
        `uvm_component_utils(htax_tx_monitor_c)
        uvm_analysis_port #(htax_tx_mon_packet_c) tx_collect_port;
        virtual interface htax tx interface htax tx intf;
        htax_tx_mon_packet_c tx_mon_packet;
        int pkt_len;
 covergroup cover_htax_packet;
  option.per_instance = 1;
  option.name = "cover_htax_packet";
  // Coverpoint for htax packet field : destination port
  DEST_PORT : coverpoint tx_mon_packet.dest_port {
                                                               bins dest_port[] = {[0:3]};
                                                       }
  // TO DO : Coverpoint for htax packet field : vc (include vc=0 in illegal bin)
  VC : coverpoint tx_mon_packet.vc {
                                                                               illegal_bins illegal_vc[]
= \{0\};
                                                               bins vc[] = {[1:3]};
                                                       }
  // TO DO : Coverpoint for htax packet field : length (Divide range [3:63] into 16 bins)
  LENGTH : coverpoint tx_mon_packet.length {
                                                               bins length[16] = {[3:63]};
                                                       }
```

```
// Coverpoints for Crosses
               // TO DO : DEST_PORT cross VC
  VCxDEST_PORT : cross VC, DEST_PORT;
               // TO DO : DEST_PORT cross LENGTH
  LENGTHxDEST_PORT : cross LENGTH, DEST_PORT;
               // TO DO: VC cross LENGTH
 VCxLENGTH: cross VC, LENGTH;
 endgroup
       covergroup cover_htax_tx_intf;
  option.per_instance = 1;
  option.name = "cover_htax_tx_intf";
               // TO DO : Coverpoint for tx_outport_req: covered all the values 0001,0010,0100,1000
  TX_OUTPORT_REQ : coverpoint htax_tx_intf.tx_outport_req {
                                                                         tx_outport_req[4]
                                                             bins
{'b0001,'b0010,'b0100,'b1000};
                                                      }
               // TO DO : Coverpoint for tx_vc_req: All the VCs are requested atleast once. Ignore what
is not allowed, or put it as illegal
  TX_VC_REQ : coverpoint htax_tx_intf.tx_vc_req {
                                                             bins tx_vc_req[3] = {'b01,'b10,'b11};
                                                                             illegal_bins
illegal_tx_vc_req = {'b0};
                                                     }
               // TO DO: Coverpoint for tx vc gnt: All the virtual channels are granted atleast once.
 TX VC GNT: coverpoint htax tx intf.tx vc gnt {
```

```
endgroup
       //constructor
       function new (string name, uvm component parent);
               super.new(name,parent);
               tx_collect_port = new("tx_collect_port",this);
               tx_mon_packet
                                      = new();
               //Instance for the covergroup cover_htax_packet
               this.cover_htax_packet = new();
               //Instance for the covergroup cover htax tx intf
               this.cover_htax_tx_intf = new();
       endfunction: new
//UVM build phase
function void build_phase(uvm_phase phase);
  super.build_phase(phase);
               if(!uvm_config_db#(virtual htax_tx_interface)::get(this,"","tx_vif",htax_tx_intf))
                       `uvm_fatal("NO_TX_VIF",{"Virtual Interface needs to be set for ",
get_full_name(),".tx_vif"})
       endfunction: build phase
       task run_phase(uvm_phase phase);
               forever begin
                       pkt_len=0;
                       //Assign tx mon packet.dest port from htax tx intf.tx outport req
                       @(posedge | htax_tx_intf.tx_vc_gnt) begin
                              for(int i=0; i < PORTS; i++)
                                      if(htax tx intf.tx outport req[i]==1'b1)
                                              tx_mon_packet.dest_port = i;
                              //Assign tx_vc_req to tx_mon_packet.vc
                              tx_mon_packet.vc = htax_tx_intf.tx_vc_req;
                              cover_htax_tx_intf.sample();
                                                             //Sample Coverage on htax_tx_intf
                       end
                       @(posedge htax tx intf.clk)
                       //On consequtive cycles append htax tx intf.tx data to tx mon packet.data[]
till htax tx intf.tx eot pulse
```

}

bins tx_vc_gnt[3] = {'b01,'b10,'b11};

```
while(htax_tx_intf.tx_eot==0) begin
                                  @(posedge htax_tx_intf.clk)
                                  tx_mon_packet.data = new[++pkt_len] (tx_mon_packet.data);
                                  tx_mon_packet.data[pkt_len-1]=htax_tx_intf.tx_data;
                    end
                    //Assign pkt len to tx mon packet.length
                    tx mon packet.length = pkt len;
                    tx_collect_port.write(tx_mon_packet);
                    cover_htax_packet.sample(); //Sample Coverage on tx_mon_packet
             end
       endtask:run_phase
endclass: htax_tx_monitor_c
2. htax_rx_monitor_c.sv:
// Texas A&M University
// CSCE 616 Hardware Design Verification
// Created by : Prof. Quinn and Saumil Gogri
class htax rx monitor c extends uvm monitor;
       `uvm_component_utils(htax_rx_monitor_c)
      //Analysis port to communicate with Scoreboard
       uvm analysis port #(htax rx mon packet c) rx collect port;
       virtual interface htax rx interface htax rx intf;
       htax rx mon packet c rx mon packet;
       int pkt len;
 covergroup cover htax packet;
  option.per instance = 1;
  option.name = "cover_htax_packet";
 TX_VC_REQ : coverpoint htax_rx_intf.rx_vc_req {
                                                       bins rx_vc_req[3] = {'b01,'b10,'b11};
                                                                    illegal_bins
illegal rx vc req = {'b0};
                                                }
 endgroup
       function new (string name, uvm_component parent);
             super.new(name, parent);
             rx_collect_port = new ("rx_collect_port", this);
```

```
= new();
               rx_mon_packet
       endfunction: new
       function void build_phase (uvm_phase phase);
               super.build phase(phase);
               if(!uvm_config_db#(virtual htax_rx_interface)::get(this,"","rx_vif",htax_rx_intf))
                       `uvm_fatal("RX_VIF",{"Virtual
                                                       Interface
                                                                    needs
                                                                                    be
                                                                                           set
                                                                                                 for
",get_full_name(),".rx_vif"})
       endfunction : build_phase
       task run_phase(uvm_phase phase);
               forever begin
                       pkt_len=0;
                       //Wait for rising edge of htax rx intf.rx sot
                       @(posedge (|htax_rx_intf.rx_sot))
                       //On consequtive cycles append htax_rx_intf.rx_data to rx_mon_packet.data[]
till htax_rx_intf.rx_eot pulse
                       while(!htax_rx_intf.rx_eot==1) begin
                               @(posedge htax_rx_intf.clk);
                               rx_mon_packet.data = new [++pkt_len] (rx_mon_packet.data);
                               rx_mon_packet.data[pkt_len-1] = htax_rx_intf.rx_data;
                       end
                       //Write the rx_mon_packet on analyysis port
                       rx_collect_port.write(rx_mon_packet);
               end
       endtask:run_phase
endclass: htax_rx_monitor_c
```

3. Simulation Output:

```
Number of demoted UVM_FATAL reports : 0
Number of caught UVM_FATAL reports : 0
Number of caug
```

4. Coverage Report:



