

School of Computer Science and Engineering Winter Semester 2023-24 Consinuous Assessment Test-11

SLOT: 02+TD2

Programme Name & Branch, BCB, BCE, BCI, BCT, BDS, BKT

Course Nami & Code: Computer Architectury and Organization- BCSE2051.

Class Sumber (sy. Cummon to ell

Maximum Marks: 50

	Exam Duration: 90 Min. General instructionals. Annual off five questions	No.
	Question	Start
O. No.	A program runs in 10 seconds on computer X with 2 GHz	clock. 10
1.	Assume that the College of CPU cycles on computer X? i) What is the number of CPU cycles on computer X? ii) If computer Y requires 10% more cycles to executive computer Y? iii) If compared to computer X, then what is the cloc computer Y? iii) Assume the computer Z is running with clock rate of number of clock cycles as X, then find the CPU time of Z. Iv) Identify the fastest and slowest machine among X, Y, Iv) Identify the fastest and slowest machine among X.	e program k rate for Y and the Computer and Z ractions in Y and Z,
2	the CPU time of the fastest Composition determine MIPS A computer employs RAM chips of 1024 x 8 and RO 1024 x 8. The computer system needs 2k *8 bytes of R 1024 x 8. The computer system needs 2k *8 bytes of R 1024 x 8. The computer system needs 2k *8 bytes of R 1024 x 8. The top top the system of the system of the second system of the success of the second system of the system	AM. 2k *8 ers in each to highest- kM, 01 for

- d. Develop a chip layour for the above said specifications
- Consider a 2-way set associative cache memory with total 8 cuche is initially empty. Which memory with 128 blocks. Assume that the cache is initially empty. Which memory references will be therefore to the first the cache if optimal cache block replacement policy is used with the following sequence of memory references? Compute the His catio (H) and Miss ratio (M).

Memory references are: 5, 2, 3, 7, 3, 15, 14, 2, 1, 21, 13, 72, 12, 5, 19, 3, 2, 1, 22, 9, 26, 10, 5, 1, 7, 26, 14, 9, 19, and

- 26.
 a) A hard disk with a transfer rate of 10 Mayes/seconds is 10 a) A hard disk with a tablet to the transfer in the processor (5+5) rom at 600 MHz, and takes 300 and 900 clock cycles to initiate and complete DMA transfer respectively. If the size of the transfer is 20 Kbytes, what is the percentage of processor time consumed for the transfer operation?
 - b) Discuss the functionality of interfaces in I/O subsystem with next diagram.
- a) Consider a byte addressable memory of 64 Bytes with 4 way 10 high-order interieaved. Identify the following

 i) If the CPU generates 101100 main memory address, then
 - identify the bits required to select the module and the bits required to select the specific location in the selected module.
 - Also mention the selected module and specific location in the selected modale for the above mentioned address.

 (ii) Sketch the structure of the above interleaved main memory.
 - Explain different phases of instruction cycle with neat sketch.

 Describe the various CPU registers involved for the completion of each managem execution.

: BITE301L & Computer Architecture and Organization

Class Number (s) : VL2023240503717, VL2023240503759, VL2023240503768 Faculty Name (s)

: Dr.Meenatchi S, Dr.Praveen kumar Reddy, Dr.Balasubramani M Exam Duration: 90 Min. Maximum Marks: 50

General instruction(s):-

	Q. No.	Questions	Max Marks
	1,	A computer employs RAM chips of 512 x 8 and ROM chips of 1024 x 8. The computer system needs 1024 x 16 of RAM, 1024 x 16 of ROM and two interface units with 256 registers each. a) Calculate the design parameters. [3 marks] b) Design a memory-address map for the above system. [3 marks]	10
		c) Show the chip layout for the above design. [4 marks]	
	2.	Design a cache with the following properties: • Size of Data words is 32 bits • A cache block will contain 2048 bits of data • The address supplied from the CPU is 32 bits long • There are 2048 blocks in the cache. Represent the number of bits in offset, index and tag, if we make our cache Direct mapped, 2-way set-associative and 4-way set-associative. [3+3+4 Marks]	10
	3.	(i) Consider a system with 8-bit addresses and 16-byte pages. A process in this system has 4 logical pages, which are mapped to 3 physical frames in the following manner: logical page 0 maps to physical frame 2, page 1 maps to frame 0, page 2 maps to frame 1, and page 3 is not mapped to any physical frame. The process may not use more than 3 physical frames. On a page fault, the demand paging system uses the LRU policy to evict a page. The MMU has a TLB cache that can store 2 entries. The TLB cache also uses the Optimal policy to store the most recently used mappings in cache. Now, the process accesses the following logical addresses in order: 7, 17, 37, 20, 40, 60. a) Indicate whether the above accesses would result in a page fault. Assume that the TLB cache is empty before the access begin. [3 marks] b) Give the page number associated with the memory access that leads to page fault. [1 mark]	5
		(ii) Represent -13.275 ₁₀ and 12.48 ₁₀ in double precision IEEE-754 format.	5
-	4.,	A computer program involves multiplying two signed numbers (stored as 8 off) -21 and	10
	5.,	Perform division operation on the operands: dividend = -27 and divisor = + 22 using restoring division algorithm. Show the contents of the quotient and remainder registers during the operations.	10



School of Computer Science and Engineering

Winter Semester 2023-2024 Continuous Assessment Test - 1

Program Name & Branch: BCB, BCE, BCI, BCT, BDS, BKT

SLOT: D2+TD2

Course Name & code: Computer Architecture and Organization- BCSE205L

Class Number (s): Common to all

Exam Duration: 90 Min.

Maximum Marks: 50

General instruction(s):

Answer all five questions

Q.No.	Question	Max Marks
<i>y.</i>	List out the various registers of IAS machine and write the significance of each register. Also demonstrate an assembly code using IAS instructions for the following expression: C=(A+B)/D Assume the inputs are available in the memory locations 101 onwards. Store the result in memory location 104 onwards.	10 [5+5]
2.	a. Draw the flowchart for Booth's algorithm. b. Perform Booth's multiplication for the given numbers -15 and 6 (i.e15×6). Description of each step is expected.	10 [4+6]
3. (a. Explain the IEEE 754 floating-point representation. b. Perform the division for the given numbers 21 and 4 (i.e. 21/4,) using non-restoring algorithm. Description of each step is expected.	10 [4+6]
4.	 a. Discuss the instruction types of IAS machine with suitable example? b. Describe the functional components of a computer with a neat diagram? 	10 [5+5]
3/	Write the assembly code for the given arithmetic statement. A= (B+C) *D using 0.1.2 and 3 address instructions and compute memory traffic for 0.1,2 and 3 address machines. Assuming the following fields: addresses - 2 bytes, data values -2 bytes, opcode -8-bits and word length -1 byte.	10 [5+5]



School of Computer Science and Engineering

Winter Semester 2023-2024 Continuous Assessment Ten

Program Name &Branch: BCR, BCE, BCL, BCT, BDS, BKT

Course Name & code: Computer Architecture and Organization- RCSE2051.

Class Number (s): Common to all

Exam Duration: 90 Min.

Maximum Marks, 50

General instruction(s):

	all five questions	Max Marks
Q.No. 1.	Question Write an Assembly language programming for the following expression using the IAS computer the IAS computer the IAS computer (Register flow of operations)	10
	Assume the memory locations 800, 801, and 802 for P, Q, and R respectively	1
	b. Perform the multiplication with the numbers -12 and 6(i.e. 12*6) using the	10
	Modified Booth s algorithm. (7 Marks	
	Description of each step is required a. Identify the most widely used signed number representation among the available representations. Justify your answer. b. Perform the division with the numbers 14 and 6 (ie. 14/6.) using the restorm algorithm. (7 Mark)	rg l
	Description of each step is required. (5 Marl	(s)
	a. Compare and Contrast RISC with CISC b. Perform arithmetic shift right operations one time on the following deciments of the following deciments on the following deciments of the following deciments on the following deciments of the following deciments	
	Represent the above numbers in 8-bit binary form	tion
	a. Evaluate the following expression in 3 additions formats. (4 M.	arks)