Bilkent University

EEE 102 Digital Design Midterm Exam

12 November 2020, 14:30-16:30

Student Name:

Signature:

I hereby declare that this exam is written by me and is a result of my own work. I am aware of the fact that violation of these clauses is regarded as cheating and can result in annulment of the examination in accordance with the regulations of Bilkent University.

Grade:

- 1.
- 2.
- 3.
- 4.

1. (15 pts) Short answer questions

What are the binary equivalents of the following decimal numbers?

What are the decimal equivalents of the following signed (two's complement) numbers?

What are the hexadecimal equivalents of the following binary numbers?

$$0010101 = 15$$

 $00111100 = 30$
 $0110.1190 = 6.0$


What are the binary equivalents of the following hexadecimal numbers?

What is the result of the following 4-bit signed (two's complement) addition? (3 pts)

$$(-4)+(-1)=(-5)$$
 result is correct no overflow



2. (25 pts) For the CMOS circuit below, fill in the table. Your table should display whether NMOS and PMOS transistors are ON or OFF for each of the states of inputs and write down the state of output F. One incorrect answer cancels one correct answer.



A	В	C	N1	P1	N2	P2	N3	P3	N4	P4	F
レ	L	L	6	١	D	J	D	1	0	0	Z
L	L	H	0	1	1	0	0	1	0	0	Z
L	Н	L	Đ	1	0	1	ı	0	0	1	Н
L	#	#	٥	1	ţ	0	1	0	J	0	L
4	L	L	4	6	D	J	0	l	0	b	Z
4	L	H	_	0	1	D	0	1	0	0	Z
H	H	L		0	0	1	I	0	I	Đ	L
H	H	H	١	0	1	٥	1	0	1	0	L




3. (35 pts) <u>Draw</u> the minimum the sum-of-product and minimum product-of-sum solutions for the digital circuit described by the VHDL code. In your drawing, you can use not-gates, and- and or-gates with any number of inputs.

entity q3 is

Port (x : in STD_LOGIC_VECTOR (3 downto 0);
 s : out STD_LOGIC_VECTOR (1 downto 0));
end q3;

architecture q3_arch of q3 is




 $S_1 = (\overline{X}_2 + X_1 + X_0)$ SoP and = $(\overline{X}_2 + X_1 + X_0)$ Pos solutions are the same

"11" when "0010",
"11" when "0100",
"10" when "0101",
"10" when "0110",
"11" when "0111",
"11" when "1000",
"11" when "1000",

 $S_{6} = x_{3} + \overline{x}_{1} \cdot \overline{x}_{6}$ $+x_{1} \cdot x_{6} + \overline{x}_{2} \cdot \overline{x}_{6}$ $+x_{1} \cdot x_{6} + \overline{x}_{2} \cdot \overline{x}_{6}$ $+x_{1} \cdot x_{6} + \overline{x}_{2} \cdot \overline{x}_{6}$ $S_{6} = (x_{3} + x_{1} + \overline{x}_{0})$ $\cdot (\overline{x}_{2} + \overline{x}_{1} + x_{0})$ $\cdot (\overline{x}_{2} + \overline{x}_{1} + x_{0})$ $\cdot (\overline{x}_{2} + \overline{x}_{1} + x_{0})$

"--" when others; -- this is DON'T CARE





4. (25 pts) Design a circuit that performs the following operation using only full adders. No other gates or components are allowed.

Inputs: Three 4-bit numbers $A = a_3a_2a_1a_0$, $B = b_3b_2b_1b_0$, $C = c_3c_2c_1c_0$

Output: One 4-bit number $D = d_3d_2d_1d_0$

We want $D = A + (-1)^{V(C)} x B$, where all numbers A, B, C, D are in two's complement representation, and V(C) represents the decimal equivalent of C.

