



Chapter 8 - Sequential Circuit Design

Finite State Machines (FSMs)


1. Moore type FSM (Edward Moore)



2. Mealy type FSM (George Mealy)




Example




Moore or Mealy?
Output equation?
FF input Equations?

Timing diagram



State Diagram




State Table

Present State y_2y_1	Next State		Output z
	$w=0$ y_2+y_1+	$w=1$ y_2+y_1+	
00	00	01	0
01	00	10	0
10	00	11	1
11	00	10	0

Example

Unlock key when "1011010" comes in sequence

Timing diagram




What should be the states?

S0: Initial state



- S1: '1'
- S2: '10'
- S3: '101'
- S4: '1011'
- S5: '10110'
- S6: '101101'
- UN: '1011010'

State diagram



→ ceiling fn.

How many flip flops do we need?

$$\lceil \log_2 8 \rceil = \lceil 3 \rceil = 3 \text{ FFs}$$

State assignment

at minimum (more is also possible)

\hookrightarrow how many possibilities = 8!

$$S_i: \text{state space} \\ \lceil \log_2 |S| \rceil$$

\hookrightarrow cardinality of 8

S0	S1	S2	S3	S4	S5	S6	UN
000	001	010	011	100	101	110	111

\Rightarrow intuitive assignment

of bits correctly entered so far


State table

Present State Q2Q1Q0	Next State		Output U \rightarrow single column since floor machine
	In=0 (Q2Q1Q0)+ $D_2 P_1 P_0$	In=1 (Q2Q1Q0)+ $D_2 P_1 P_0$	
000 (S0)	000 (S0)	001 (S1)	0
001 (S1)	010 (S2)	001 (S1)	0
010 (S2)	000 (S0)	011 (S3)	0
011 (S3)	010 (S2)	100 (S4)	0
100 (S4)	101 (S5)	001 (S1)	0
101 (S5)	000 (S0)	110 (S6)	0
110 (S6)	111 (UN)	100 (S4)	0
111 (UN)	111 (UN)	111 (UN)	1

$$U = Q_2 Q_1 Q_0$$



Let's use D-FFs to implement the circuit. We need to find FF input equations D2D1D0 since we know that $Q(t+1) = D$

KMAP for D2




$$D_2 = Q_1 Q_2 + I_n Q_0 Q_2 + I_n Q_0 Q_1 + \bar{I}_n \bar{Q}_2 Q_1$$


\rightarrow exercise: find these.



KMAP for D1



KMAP for D0



Let's use T-FFs to implement the circuit. We need to find FF input equations T2 T1 T0

Characteristic table

T	Q(t+1)
0	Q(t)
1	Q'(t)

Excitation table

Q(t)	Q(t+1)	T
0	0	0
0	1	1
1	0	1
1	1	0


Present State	Next State		Output U
Q2Q1Q0	In=0 (Q2Q1Q0)+	T2T1T0	In=1 (Q2Q1Q0)+ T2T1T0
000 (S0)	000 (S0)	000	001 (S1) 001
001 (S1)	010 (S2)	011	001 (S1) 000
010 (S2)	000 (S0)	010	011 (S3) 001
011 (S3)	010 (S2)	001	100 (S4) 111
100 (S4)	101 (S5)	001	001 (S1) 101
101 (S5)	000 (S0)	101	110 (S6) 011
110 (S6)	111 (VN)	001	100 (S4) 010
111 (VN)	111 (VN)	000	111 (VN) 000

InQ2/ Q1Q0	T0	InQ2/ Q1Q0	T1	InQ2/ Q1Q0	T2
	00 01 11 10		00 01 11 10		00 01 11 10
00	0 1 1 1	00	0 0 0 1	00	0 0 1 0
01	1 1 1 0	01	1 0 1 0	01	0 1 0 0
11	1 0 0 1	11	0 0 0 1	11	0 0 0 1
10	0 1 0 1	10	1 0 1 0	10	0 0 0 0

$$T_0 = f(Q_0, Q_1, Q_2, In)$$

$$T_1 = g(Q_0, Q_1, Q_2, In)$$

$$T_2 = m_5 + m_{11} + m_{12}$$



Design using JK FFs

Characteristic table

JK	$Q(t+1)$
00	$Q(t)$ no change
01	0 reset
10	1 set
11	$Q'(t)$ toggle

Excitation table

$Q(t)$	$Q(t+1)$	JK	
0	0	0X	00 or 01
0	1	1X	10 or 11
1	0	X1	01 or 11
1	1	X0	00 or 10

Present State

$I_n=0$
 $Q_2 Q_1 Q_0$

Next State

$(Q_2 Q_1 Q_0)^+$ $J_2 K_2 \ J_1 K_1 \ J_0 K_0$

Output
U

$Q_2 Q_1 Q_0$	$I_n=0$	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$	$Q_2 Q_1 Q_0$	$I_n=1$	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$	Output U
000 (S0)	000 (S0)	0X	0X	0X	001 (S1)	0X	0X	1X		0
001 (S1)	010 (S2)	0X	1X	X1	001 (S1)	0X	0X	X0		0
010 (S2)	000 (S0)	0X	X1	0X	011 (S3)	0X	X0	1X		0
011 (S3)	010 (S2)	0X	X0	X1	100 (S4)	1X	X1	X1		0
100 (S4)	101 (S5)	X0	0X	1X	001 (S1)	X1	0X	1X		0
101 (S5)	000 (S0)	X1	0X	X1	110 (S6)	X0	1X	X1		0
110 (S6)	111 (UN)	X0	X0	X1	100 (S4)	X0	X1	0X		0
111 (UN)	111 (UN)	X0	X0	X0	111 (UN)	X0	X0	X0		1

$I_n Q_2 /$
 $Q_1 Q_0$

J_2

I_n

	00	01	11	10
00	0	X	X	0
01	0	X	X	0
11	0	X	X	1
10	0	X	X	0



$I_n Q_2 /$
 $Q_1 Q_0$

K_2

	00	01	11	10
00	X	0	1	X
01	X	1	0	X
11	X	0	0	X
10	X	0	0	X

$$J_2 = I_n \cdot Q_1 \cdot Q_0$$

$$K_2 = \bar{I}_n Q_2 \bar{Q}_1 + I_n \bar{Q}_2 \bar{Q}_1$$



VHDL code for the lock


```

entity lock is
    port(I,CLK: in std_logic;
          U: out std_logic);
end lock;

architecture lock_arch of lock is
    type state_type is (S0,S1,S2,S3,S4,S5,S6,UN);
    signal next_state, state: state_type;
begin
    process(CLK) begin
        if rising_edge(CLK) then
            state <= next_state;
        end if;
    end process;
    U<='1' when state=UN else '0'; → output logic
    process(state, I) begin
        case state is
            when S0=>
                if I='0' then next_state<=S0;
                else next_state<=S1; end if;
            when S1=>
                if I='0' then next_state<=S2;
                else next_state<=S1; end if;
            ...
            ...
            ...
            when others=>
                next_state<=S0;
        end case;
    end process;
end lock_arch;

```

↑ 10110101



Mealy state machine example: Coffee vending machine

output = func(state,in)


inputs: 25kr (m25), 50kr (m50) [in a particular time slot, at most one of m25 and m50 is 1]

coffee price: 1TL

output: C (will be one if the sum reaches 1TL. Otherwise 0)

states?

State diagram



In Mealy machine, output is defined on branches. In Moore machine, output is defined on states.

Coffee vending machine design using D-FFs: $\Rightarrow 2 \text{ D-FFs}$

$Q_1 Q_0$

State assignment $4!$ possibilities

	Q1Q0
b0	00
b25	01
b50	10
b75	11

intuition select


State table

an input that never happens

Present State	Next State				Output	
	m50m25:	00	01	11	10	m50m25:
Q1Q0	(Q1Q0) +	P1, P0				00 01 11 10
00 (b0)	00	01	XX	10	0	0 0 X 0
01 (b25)	01	10	XX	11	0	0 0 X 0
11 (b75)	11	00	XX	01	0	1 X 1
10 (b50)	10	11	XX	00	0	0 X 1


output logic: $C = Q_1 \text{ m50} + Q_1 Q_0 \text{ m25}$

FF input equations and output equation \Rightarrow Since D-FFs Q^+ or $Q(t+1) = D(t)$



$$D_1 = \bar{Q}_1 \text{ m50} + Q_1 \text{ m50} \text{ m25} + Q_1 \bar{Q}_0 \text{ m50} + \bar{Q}_1 Q_0 \text{ m25}$$

$$D_0 = Q_2 \text{ m25} + \bar{Q}_2 \text{ m25} = Q_2 \oplus \text{m25}$$



VHDL code for the vending machine

```
entity wm is
    port(m25, m50, CLK: in std_logic;
          c: out std_logic);
end wm;

architecture wm_arch of wm is
    type state_type is (b0,b25,b50,b75);
    signal next_state, state: state_type;
begin
```

```
begin
    process(CLK) begin
        if rising_edge(CLK) then
            case state is
                when b0=>
                    if (m25='0' and m50='0') then
                        state <=b0;
                    elsif (m25='1' and m50='0') then
                        state <= b25;
                    ...
                    ...
                    end if;
                when b1=>
                    ...
                    ...
                    ...
            end case;
        end if;
    end process;
```

```
process(state,m25,m50) begin
    case state is
        when b0=>
            C<='0';
            ...
            ...
        when b75=>
            if (m25='1' or m50='1') then
                C<='1';
            else
                C<='0';
            end if;
    end case;
end process;
end wm_arch;
```

state transition logic


sequential logic

0 1 2
if


=> combined logic

Timing diagram

$$C = Q_{1,NSD} + Q_{1,DSR} \cdot 2^5$$




Glitch removal circuit




Back to Counters

Ring Counter



State Diagram

still a Mealy machine







This is the normal mode of counting. In the normal mode, states are one-hot.

What is the total number of states?

What will happen if we enter a state which is not given above?


an word state

Other modes:




There are 6 modes of counting. 5 of them are abnormal cycles.

Self Correction



$$D_0 = (Q_2 + Q_1 + Q_0)' \cdot \overline{Q_2} \cdot \overline{Q_1} \cdot \overline{Q_0}$$

state



Reaches to 0001 from any state in at most 4 clock ticks. Corrects abnormal state in at most 3 clock ticks.



How can we construct n-bit self correcting ring counter?

$$Q_{n-1} Q_{n-2} \dots Q_1 Q_0$$

$$D_0 = (Q_{n-2} + \dots + Q_1 + Q_0) \rightarrow \text{n-1 input MUX}$$

$$D_1 = Q_0, D_2 = Q_1, \dots, D_{n-1} = Q_{n-2}$$


Johnson counter



$0000 \rightarrow 0001 \rightarrow 0011 \rightarrow 0111 \rightarrow 1011 \rightarrow 1110 \rightarrow 1101 \rightarrow 1000 \rightarrow 0000$

period = 8 CLK, high time = 4 CLK

State Diagram




normal cycle

$$D_1 = Q_0 Q_1 + Q_2 Q_3$$

Note: Only a single bit changes its value during successive clock ticks. 8 states used in normal operation.


$Q_0 Q_1 Q_2 Q_3$ 8 states

unused.




n bit Johnson counter: Will go through a 2^n state sequence during normal operation.

Self Correction




$$\begin{aligned}
 A &= (Q_0 + Q_1' + Q_2)' = \bar{Q}_0 \bar{Q}_1 \bar{Q}_2 \\
 B &= (A + Q_2)' = \bar{A} \bar{Q}_2 = (\bar{Q}_0 + \bar{Q}_1 + Q_2) \cdot \bar{Q}_2 = Q_0 Q_1 + Q_2 Q_1
 \end{aligned}$$



State Reduction

Is this state diagram minimal?



Two or more states are equivalent if they exactly have the same output for every given input AND their next states are the same or equivalent.

P.S.	N.S.		out	
	$x=0$	$x=1$	$x=0$	$x=1$
A	A	B	0	0
B	C	D	0	0
C	A	D	0	0
D	E	F	0	1
E	A	F	0	1
F	G	E	0	1
G	A	F	0	1

E & G are equivalent

F & D " "

remaining states

\Rightarrow draw the state digraph.

Self-correcting ring counter

P.S.

Q₀Q₁Q₂Q₃

0000

0001

0010

0011

0100

0101

0110

0111

1000

1001

1010

1011

1100

1101

1110

1111

N.S.
Q₃⁺Q₂⁺Q₁⁺Q₀⁺

0 0 0 1

0 0 1 0

0 0 0 1

1 0 0 0

0 0 0 1

0 0 1 1

0 0 0 1

0 0 1 0

0 0 0 1

0 0 1 1

0 0 0 1

design using D-FEJ.

\rightarrow

\Rightarrow Find FF input eqs.

Let's find gates.

Serial adder


$$A = a_{n-1} a_{n-2} \dots a_0$$

$$S = A + B$$

$$B = b_{n-1} b_{n-2} \dots b_0$$

$$S = s_{n-1} s_{n-2} \dots s_0$$

Recall n -bit combinational adder:



Serial addition

$$n=4$$


$$\begin{array}{r} 1110 \\ + 0101 \\ \hline 1011 \end{array}$$

exercice!
Mode FSM

FSM?
carry!

11/0

01,10/0




01,10/1


P.S	00	01	11	0	00	01	11	0	ans
0	0	0	1	0	0	1	0	1	
1	0	1	1	1	1	0	1	0	

$S = Q \oplus x \oplus y$

cons
from
shift
reg




Coffee Vending Machine - Alternative Design




output = func(state,in)
 inputs: 25kr (m25), 50kr (m50) [in a particular time slot, at most one of m25 and m50 is 1]
 coffee price: 1TL
 output: C (will be one if the sum reaches 1TL. Otherwise 0)


states?

State diagram



Design a Meier FSM for vending machine






\Rightarrow 2 more states for this example

\Rightarrow 3 FFs


But more states does not always mean more FFs

Example: Welding machine with coffee prize 1.5 TL
instead of 1 TL,

Timing diagram (Mealy)




Timing diagram (Moore)



Unlock with shift register

Q₆ - Q₀
'1011010'
time



Medy version

