

L=0 hold current values L=1 load new input values

VHDL code for 3-bit register with load

process(CLK) begin
 if rising_edge(CLK) then
 if L='l' then
 Q<=I;
 end if;
end if;</pre>

implied meroy


Dings

Registers

4-bit register

end process;

3-bit register with load



```
Alternative VHDL code for 4-bit shift register
architecture shift arch of shift4 is
    signal Q: std logic vector (3 downto 0);
begin
    process(CLK) begin
    if rising edge (CLK) then
       Q<=Q(2 downto 0)&In; -> Q, q, q, q, & & Q, Q, Q, J,
    end if;
    end process;
    Qout \leq = Q(3);
end shift arch;
What does the following VHDL code represent?
entity mystery is
   port (Din: in std logic vector (3 downto 0);
         CLK: in std logic;
         LS, Sin: in std logic;
         Sout: out std logic;
         Qout: out std logic vector(3 downto 0);
end mystery;
architecture mystery arch of mystery is
   signal Q: std logic vector(3 downto 0);
begin
   process(CLK) begin
       if rising edge (CLK) then
           if LS=\1' then
              Q<=Din;
           else
              Q \le Q(2 \text{ downto } 0) \& Sin;
           end if;
                                 0,0,0,5,
       end if;
   end process;
   Oout<=Q;
   Sout <= 0 (3)
end mystery arch;
```

