# Flip-Flops

# VOLKAN KURSUN

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

**VOLKAN KURSUN** 

### **Edge-Sensitive Data Storage**

- □ Level-sensitive behavior: the state of the latch changes according to the values of the input signal during the clock period when the latch is transparent
- □ The output state may change multiple times during the phase of the clock signal when a level sensitive latch is transparent
- □ **Edge-sensitive** behavior: the state of a storage element cannot change more than once in a clock cycle
- □ Positive edge triggered flip-flop: the data is sampled and the output state may change only with the positive edges of the clock
- □ **Negative edge triggered** flip-flop: the data is sampled and the output state may change only with the negative edges of the clock EEE 102 Introduction to Digital Circuit Design

**VOLKAN KURSUN** 

**Outline** 

**Bilkent University** 

# Edge-Triggered D Flip-Flop

T Flip-Flop


JK Flip-Flop

**EEE 102 Introduction to Digital Circuit Design** 

VOLKAN KURSUN

### **VOLKAN KURSUN Master-Slave D Flip-Flop**

- □ Consists of two gated (level sensitive) D latches: master and slave
- Master stage: changes its state while Clock = 1
- □ Slave stage: changes its state while Clock = 0





**VOLKAN KURSUN** 

# **Master-Slave D Flip-Flop**


- □ When Clock = 1: the master stage tracks the value of the D input while the slave stage does not change
- □ When Clock transitions from 1 to 0: master stage stops following the changes in the D input while the slave stage stores the value of the signal Q<sub>m</sub>
- $\square$  Since  $Q_m$  does not change while Clock = 0, the slave stage can undergo only one change of state (output switching) during a clock cycle: the slave stage changes state only at the negative edge of the clock signal
- □ Regardless of the number of changes in the D input to the master stage during one clock cycle, there may be only one change at the Q output that corresponds to the D input stored at the negative edge of the clock signal: negative edge triggered
  EEE 102 Introduction to Digital Circuit Design

**VOLKAN KURSUN** 










### **Edge-Triggered D: Alternative Design**


- <u>Master-Slave D:</u> requires 8\*2-input NAND gates and 3 inverters
- □ Alternative design (positive edge triggered): with only 5\*2-input NAND gates and 1\*3-input NAND gate



VOLKAN KURSUN

Edge-Triggered D: Alternative Design


□ When Clock transitions from 0 to 1: the data is stored



VOLKAN KURSUN Bilkent University


### **Edge-Triggered D: Alternative Design**

□ When Clock = 0: the flip-flop maintains its state



## VOLKAN KURSUN Edge-Triggered D: Setup Time

□ Setup time-1: P3 is stable when the positive clock edge arrives which requires the input D to be stable by at least the setup time before the positive clock edge,



### **Edge-Triggered D: Hold Time Scenario-1**

□ Hold time scenario-1: Assume D is 0 when the positive clock edge arrives. Once D (0) is transferred onto P2, P2 will keep P4 at 1 regardless of the subsequent changes in the D input: Hold time scenario-1 = Delay<sub>NAND3</sub>

(Output latch is **RESET**: Data is stored) must remain stable after the positive clock edge and until D is transferred onto P2. Once D is transferred onto P2, changes in D do not matter.
VOLKAN KÜRSUN


**VOLKAN KURSUN** 

EEE 102 Introduction to Digital Circuit Design

**Bilkent University** 

### **Edge-Triggered D: Hold Time Scenario-2**

□ Hold time scenario-2: Assume D is 1 when the positive clock edge arrives. With the current setup time requirement, when the positive clock edge arrives D is already transferred onto P3.




**VOLKAN KURSUN Bilkent University** 

### **Edge-Triggered D: Delays Scenario-1**

### $\Box$ Delays with scenario-1 (D = 0):

Tclk-to-Q (scenario-1) = Delay<sub>NAND3</sub> + Delay<sub>NAND6</sub> + Delay<sub>NAND5</sub> Tclk-to-Qbar (scenario-1) = Delay<sub>NAND3</sub> + Delay<sub>NAND6</sub>




**VOLKAN KURSUN** 

**Bilkent University** 

### **Edge-Triggered D: Hold Time Scenario-2**

□ Hold time scenario-2: Once the clock transitions from 0 to 1, D' (0) is transferred onto P1 and P1 keeps P2 and P3 stable at 1 regardless of the subsequent changes in the **D** input and **P4**.




### **Edge-Triggered D: Delays Scenario-2**

□ Delays with scenario-2 (D = 1):

Tclk-to-Q (scenario-2) = Delay<sub>NAND2</sub> + Delay<sub>NAND5</sub>

Tclk-to-Qbar (scenario-2) = Tclk-to-Q + Delay<sub>NAND6</sub>



**VOLKAN KURSUN Bilkent University** Edge-Triggered D: Delays


Flip-flop delays with these setup and hold time requirements:

Tclk-to-Q = max(Tclk-to-Q (scenario-1), Tclk-to-Q (scenario-2))

= Delay<sub>NAND3</sub> + Delay<sub>NAND6</sub> + Delay<sub>NAND5</sub>

Tclk-to-Qbar = max(Tclk-to-Qbar (scenario-1), Tclk-to-Qbar (scenario-2)) = Delay<sub>NAND2</sub> + Delay<sub>NAND5</sub> + Delay<sub>NAND6</sub>

□ Tclk-to-Q > Tclk-to-Qbar




**VOLKAN KURSUN Bilkent University** 

### **Edge-Triggered D: Hold Time**

□ Hold time is the maximum of the hold time requirements for scenarios 1 and 2

**Hold time = Max (hold time scenario-1, hold time scenario-2)** 

Hold time = Delay<sub>NAND3</sub>




**VOLKAN KURSUN** 

**Bilkent University** 


### **Alternative Setup Time Restriction**

□ **Setup time-2:** P4 is stable when the positive clock edge arrives which requires the input D to be stable by at least the setup time before the positive clock edge




### Alternative Hold Time Scenario-1

□ Hold time scenario-1: Assume D = 0 arrives by NAND4 delay before the positive clock edge. P1 is already 1 when the positive clock edge arrives. D = 0 will propagate to P2 after the delay of NAND3.



#### **VOLKAN KURSUN Bilkent University** Alternative Hold Time Scenario-2

□ Hold time scenario-2: Assume D = 1 arrives by NAND4 delay before the positive clock edge. The data (D = 1) must not be allowed to change until P1 stabilizes to D' = 0. Once D' is transferred onto P1, P1 will keep P2 and P3 stable at 1 regardless




**VOLKAN KURSUN Bilkent University** 

### Alternative Hold Time Scenario-1

□ Hold time scenario-1: Once D (0) is transferred onto P2, P2 will keep P4 at 1 regardless of the subsequent changes in the D input:


## Hold time scenario-1 = Delay<sub>NAND3</sub>



#### **VOLKAN KURSUN Bilkent University** Alternative Hold Time Scenario-2


□ Hold time scenario-2: Assume D = 1 arrives by NAND4 delay before the positive clock edge. After the positive clock edge, D' must propagate through NAND1 and then through NAND2 before D is allowed to change.

### Hold time scenario-2 = $Delay_{NAND1}$ + $Delay_{NAND2}$



### **Alternative Hold Time Restriction**

Hold time is the maximum of the hold time requirements for the two possible data input scenarios: Hold time = Max (scenario-1, scenario-2) = Dolay



Comparison of the Two Setup/Hold Times

- □ Setup/Hold Times-1 (longer setup time but shorter hold time):
  - Setup time-1 = Delay<sub>NAND4</sub> + Delay<sub>NAND1</sub>
  - Hold time-1 = Delay<sub>NAND3</sub>
  - T<sub>CQ-1</sub> = Delay<sub>NAND3</sub> + Delay<sub>NAND6</sub> + Delay<sub>NAND5</sub>
- □ <u>Setup/Hold Times-2 (shorter setup time but longer hold time):</u>
  - Setup time-2 = Delay<sub>NAND4</sub>

**EEE 102 Introduction to Digital Circuit Design** 

- Hold time-2 = Delay<sub>NAND1</sub> + Delay<sub>NAND2</sub>
- T<sub>CQ-2</sub> = Delay<sub>NAND3</sub> + Delay<sub>NAND6</sub> + Delay<sub>NAND5</sub>
- □ The Clock-to-Q delays are identical for both scenarios
- However, the setup time and clock-to-Q delay are both parts of the clock period in a pipeline and <u>second setup-time</u> <u>requirement would allow a higher clock frequency</u> <u>pipeline</u>
- Question: how small can the setup time be?

VOLKAN KURSUN


VOLKAN KURSUN Bilkent University

### **Alternative Setup Definition Delays**

 $T_{CQ}$  scenario-1 = Delay<sub>NAND3</sub> + Delay<sub>NAND6</sub> + Delay<sub>NAND5</sub>  $T_{CQ}$  scenario-2 = Delay<sub>NAND1</sub> + Delay<sub>NAND2</sub> + Delay<sub>NAND5</sub>


 $T_{CO} = max(T_{CO} scenario-1, T_{CO} scenario-2)$ 

= Delay<sub>NAND3</sub> + Delay<sub>NAND6</sub> + Delay<sub>NAND5</sub>



# Effect of Setup Time on Delay If the data arrival time gets too close to the clock edge, the

- If the data arrival time gets too close to the clock edge, th delay starts to increase and eventually the flip-flop malfunctions
- □ Choose an appropriate setup time depending on clock-to-Q delay and pipeline clock frequency goals



Edge-Triggered D VHDL LIBRARY ieee; USE ieee.std logic 1164.all; ENTITY flipflop IS PORT ( D, Clock: IN STD LOGIC; : OUT STD LOGIC);  $\mathbf{O}$ END flipflop; Sensitivity list contains only the clock signal because clock is the only signal that can trigger an ARCHITECTURE Behavior OF flipflop IS **BEGIN** 'EVENT attribute refers to any change in the clock PROCESS (Clock) **BEGIN** IF Clock'EVENT AND Clock = '1' THEN  $O \leq D$ : END IF; If Clock'EVENT AND Clock = '1' checks if the clock has changed and if it has a value of 1 after the change: **END PROCESS:** indicates a positive clock edge

VOLKAN KURSUN

## D Flip-Flop with Clear and Preset

□ Typically, it is necessary to be able to initialize sequential

circuits to a specific state

END Behavior;


**EEE 102 Introduction to Digital Circuit Design** 

Clear = 0	Clear the	Q output to 0
		-

□ Preset = 0: Set the Q output to 1

Preset_n	Clear_n	Q	Q'
0	1	1	0
1	0	0	1
1	1	Normal op.	

■ Example: master-slave flip-flop based on NAND gates with active-low asynchronous clear and preset



VOLKAN KURSUN Edge-Triggered D VHDL Code -2

LIBRARY ieee: USE ieee.std logic 1164.all; **ENTITY flipflop IS** PORT ( D, Clock: IN STD LOGIC; : OUT STD LOGIC); END flipflop; No sensitivity list: the VHDL code inside the process block will run continuously (the program loops back to the start of the block after executing ARCHITECTURE Behavior OF flipflop IS **BEGIN** WAIT UNTIL construct implies that the sensitivity **PROCESS** list includes only the Clock signal **BEGIN** WAIT UNTIL Clock'EVENT AND Clock = '1';  $O \leq D$ : **END PROCESS:** WAIT UNTIL Clock'EVENT AND Clock = '1' to make an assignment to the Q output: indicates a positive clock END Behavior:

VOLKAN KURSUN


**EEE 102 Introduction to Digital Circuit Design** 

VOLKAN KURSUN

D Flip-Flop Preset with CLK = 0


□ Preset\_n = 0, Clear\_n = 1: Preset the Q output to 1

■ <u>Asynchronous active-low preset</u>: Preset\_n signal is used to preset the flip-flop regardless of the clock signal




### D Flip-Flop Preset with CLK = 1

- □ Preset\_n = 0, Clear n = 1: Preset the Q output to 1
- □ Asynchronous active-low preset: Preset n signal is used to preset the flip-flop regardless of the clock signal



**VOLKAN KURSUN Bilkent University** D Flip-Flop Clear with CLK =


- □ Clear\_n = 0, Preset n = 1: Clear the Q output to 0
- □ Asynchronous active-low clear: Clear n signal is used to clear the flip-flop regardless of the clock signal



**Bilkent University VOLKAN KURSUN** 

### D Flip-Flop Clear with CLK = 0

- □ Clear\_n = 0, Preset n = 1: Clear the Q output to 0
- □ Asynchronous active-low clear: Clear n signal is used to clear the flip-flop regardless of the clock signal




**VOLKAN KURSUN** 

**Bilkent University** 

### Flip-Flop with Clear = Preset = 1


 $\Box$  Clear n = 1, Preset n = 1: clear and preset signals have no effect on the circuit operation, normal negative edgetriggered master-slave flip-flop operation



### Alternative D Flip-Flop Preset with CLK = 0

□ Preset\_n = 0, Clear\_n = 1: Preset the Q output to 1

□ <u>Asynchronous preset</u>: Preset\_n signal is used to preset the flip-flop regardless of the clock signal




VOLKAN KURSUN Bilkent University

### Alternative D Flip-Flop Clear with CLK = 0

□ Clear\_n = 0, Preset\_n = 1: Clear the Q output to 0

■ <u>Asynchronous active-low clear</u>: Clear\_n signal is used to clear the flip-flop regardless of the clock signal



VOLKAN KURSUN Bilkent University

### Alternative D Flip-Flop Preset with CLK = 1

□ Preset\_n = 0, Clear n = 1: Preset the Q output to 1

Asynchronous preset: Preset\_n signal is used to preset the flip-flop regardless of the clock signal

Preset\_n

Clock

Clock

VOLKAN KURSUN

EEE 102 Introduction to Digital Circuit Design


VOLKAN KURSUN

Bilkent University

### Alternative D Flip-Flop Clear with CLK = 1


□ Clear\_n = 0, Preset\_n = 1: Clear the Q output to 0

■ <u>Asynchronous active-low clear</u>: Clear\_n signal is used to clear the flip-flop regardless of the clock signal



### **D Flip-Flop with Synchronous Clear**

□ Clear\_n = 0: Clear the Q output to 0 when the positive edge of the clock signal arrives




VOLKAN KURSUN


Bilkent University

### **Synchronous Clear and Preset**

□ When Clear\_n = 1, Preset\_n = 1, the flip-flop operates normally




■ When Clear\_n = 0, Preset\_n = 0, the flip-flop operates normally



VOLKAN KURSUN Bilkent University

### **D Flip-Flop with Synchronous Clear**

□ When Clear\_n = 1, the flip-flop operates normally




**VOLKAN KURSUN** 


**Bilkent University** 

### **Synchronous Clear and Preset**

□ When Clear\_n = 0, Preset\_n = 1, the flip-flop is cleared with the positive edge of the clock (synchronous clear)



□ When Clear\_n = 1, **Preset\_n = 0**, the flip-flop is <u>set</u> with the positive edge of the clock (**synchronous preset**)



```
VOLKAN KURSUN
     Asynchronous Reset VHDL
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT (D, Resetn, Clock
                                : IN
                                           STD LOGIC;
                         : OUT STD LOGIC);
END flipflop;
                                       Whenever the process is
ARCHITECTURE Behavior OF flipflop IS
                                       triggered, check Resetn
BEGIN
                                       first (without checking the
    PROCESS (Resetn, Clock)
                                       clock signal):
    BEGIN
                                       asynchronous reset
       IF Resetn = '0' THEN
           O \le '0':
       ELSIF Clock'EVENT AND Clock = '1' THEN
           O \leq D:
       END IF;
    END PROCESS:
END Behavior;
EEE 102 Introduction to Digital Circuit Design
                                                             VOLKAN KURSUN
VOLKAN KURSUN
                                                             Bilkent University
```

```
VOLKAN KURSUN _
```

**EEE 102 Introduction to Digital Circuit Design** 

### **Synchronous Active-Low Reset VHDL**

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY flipflop IS
     PORT (D, Resetn, Clock: IN
                                          STD_LOGIC ;
                                  : OUT STD_LOGIC) :
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
                 No sensitivity list: the VHDL code inside the process block will run
    PROCESS continuously (the program loops back to the start of the block after
     BEGIN
                  executing the last line)
          WAIT UNTIL Clock'EVENT AND Clock = '1';
          IF Resetn = '0', THEN
               Q = 0';
                              WAIT UNTIL positive clock edge
          ELSE
               Q \leq D;
                              before checking the Resetn signal
          END IF;
                              and clearing the output if Resetn =
     END PROCESS;
                              0: synchronous reset
END Behavior:
```

```
VOLKAN KURSUN
                                           Bilkent University
 Asynchronous Preset and Clear VHDL
process (CLK, CLEAR L, PRESET L)
begin
          PRESET L= 10'
                              then
           0<≒ \1 / .
              CLEAR I = 101
                                  then
     elsif falling edge (CLK)
           0<=D;
     end
end process;
EEE 102 Introduction to Digital Circuit Design
                                           VOLKAN KURSUN
VOLKAN KURSUN
```

**Synchronous Reset VHDL Code-2** 

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
   PORT (D, Resetn, Clock: IN
                                  STD LOGIC;
                          : OUT STD LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
                                    RISING EDGE(Clock)
   PROCESS (Clock) IS
   BEGIN
       IF RISING EDGE (Clock) THEN
           IF Resetn = '0' THEN
              O \le '0':
           ELSE
              Q \leq D;
           END IF;
       END IF;
   END PROCESS;
```

END Behavior;

**EEE 102 Introduction to Digital Circuit Design** 

**VOLKAN KURSUN** 

VOLKAN KURSUN

VOLKAN KURSUN

**Outline** 

Bilkent University

Edge-TriggeredD Flip-Flop

T Flip-Flop


JK Flip-Flop

**EEE 102 Introduction to Digital Circuit Design** 

**VOLKAN KURSUN** 

Toggle (T) Flip-Flop


□ If **T = 0**, D = Q and the flip-flop will **maintain state** 



Toggle (T) Flip-Flop

Bilkent University


- □ The input signal D is equal to either Q or Q' depending on the control signal labeled T
- □ If **T = 0**, D = Q and the flip-flop will **maintain its state**
- □ If **T = 1**, D = Q' and the flip-flop will **toggle its state**




Toggle (T) Flip-Flop

Bilkent University

□ If **T = 1**, D = Q' and the flip-flop will **toggle** state





**VOLKAN KURSUN** 

**Outline** 

Edge-Triggered D Flip-Flop

T Flip-Flop

JK Flip-Flop

EEE 102 Introduction to Digital Circuit Design

EEE 102 Introduction to Digital Circuit Design

**VOLKAN KURSUN** 


**VOLKAN KURSUN** 


**Bilkent University** 

JK Flip-Flop

□ Behaves as an SR flip-flop where J = S and K = R for all input values except J = K = 1

□ When J = K = 1, JK flip-flop toggles like a T flip-flop Clock Q(t+1) $\mathbf{K}$ Q O Q(t)1 O 1 O K **O** (t) **VOLKAN KURSUN** EEE 102 Introduction to Digital Circuit Design





### JK Flip-Flop: Inputs Tied If J and K are tied together, a JK flip-flop turns into a T flip-flop Q Q $\overline{Q}$ Clock K Q (t+1)J Q О Q (t) $\mathbf{O}$ 1 O $\mathbf{O}$ $\overline{Q}$ $\mathbf{K}$ **Q**(t) **VOLKAN KURSUN** EEE 102 Introduction to Digital Circuit Design