



Chapter 7 - Sequential Circuits Part 3


Ripple (up) counter 3-bit up counter

Want to count: 000-001-010-011-100-101-110-111-000...



Problems with ripple counter?

- delays on addition (especially problematic for counters with large # bits & high CLK frequency)
- asynchronous
- undesired transient values in count.



T	Q(t+1)
0	Q(t)
1	Q-bar(t)

synchronous clear


$C=1 \rightarrow Q(t+1)=0$

$C=0 \rightarrow Q(t+1) \text{ depends on } T$


C	T	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$$T' = f(C, T, Q)$$

Ripple (down) counter



111 - 110 - 101 - 100 - 011 - 010 - 001 - 000 - 111



ripple up-down counter (C=1 count up, C=0 count down)



Synchronous counters 3-bit up counter

All flip flops will have the same CLK as input

clock cycle	Q2	Q1	Q0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0

Q1 changes

Q2 changes



VHDL code for synchronous up counter

```
architecture upcount_arch of upcount is
    signal Count: std_logic_vector(2 downto 0);
begin
    process(CLK) begin
        if rising_edge(CLK) then
            Count <= Count + 1; → increment
        end if;
    end process;
    Qout <= Count;
end upcount_arch;
```

for arithmetic operations use: `std_logic_unsigned` package

How to design an n-bit up counter?

0	0	--	0	0
0	0	-	0	1
0	0	--	1	0
		:		
		:		


0001111 \rightarrow 0כככ1כככ

$$\alpha_{p10} : Q_{n-1} Q_{n-2} \dots Q_1 Q_0$$


input: $T_{n-1} T_{n-2} \dots T_1 T_0$

$$T_0 = 1$$
$$T_1 = \infty$$
$$T_2 = Q_0 \cdot Q_1$$

↓

$$T_{n-1} = (Q_2 \cdot Q_1) - Q_{n-2}$$
$$T_3 = \omega_1 \cdot \omega_1 \cdot \omega_2$$



3-bit up counter with parallel load using D-FFs



How can we make a mod 6 counter using the counter above?

Mod 6 counter: 000-001-010-011-100-101-000-001...

0	1	2	3	4	5	6
---	---	---	---	---	---	---


$$L = Q_2 \overline{Q_1} Q_3$$


simplified 1302

$$L = Q_1 Q_2$$


1001

BCD cycle

0-1-2-3-4-5-6-7-8-9-0



timing diagram





What happens if the counter enters a don't care state?

6 110?
7 111?

110 (L=0) → 111 (L=1) → 000 → 001 → 010 →
↳ corrected itself

Making a mod 7 counter from a 4-bit counter with synchronous load and asynchronous clear.

Want: 0→1→2→3→4→5→6→0→1→...



Not permitted driving output


asynchronous operation
AVOID this! "suicide counter"

may use such things when you power up


Better Alternative:

for the first time.

Synchronous load on terminal count of 6




6
11
0
1
1
0



Modulo 6 counter with synchronous preset to 9 and synchronous load to 9 on terminal count 14:


9-10-11-12-13-14-9--

9-10-11-9-10-11-12-13-14-9-
↑
preset = 1




PRESET

14 decoder: 03-20
1110



Bus Architecture for Register Transfers

n -bit register (32, 64 etc.)



Control circuit must ensure that only 1 of R1out, R2out, R3out and extern is 1 at a given time.


100010 → 010101

How can we swap the contents of Register 1 and Register 2: $R1 \leftrightarrow R2$?

In how many CLK cycles?

- 1) $R3 \leftarrow R1$ ($R1out = 1, R3in = 1, \text{rest } 0$)
- 2) $R1 \leftarrow R2$ ($R2out = 1, R1in = 1, \text{rest } 0$)
- 3) $R2 \leftarrow R3$ ($R2in = 1, R3out = 1, \text{rest } 0$)

Each register in the circuit above consists of the following 1 bit cells:




VHDL code for the cell

atp of control circuit


```
entity cell is
    port (Rout, Rin, CLK: in std_logic;
          B: inout std_logic);
end cell;
```

```
architecture cell_arch of cell is
    signal Q: std_logic;
begin
    B <= 'Z' when Rout='0' else Q;
    process (CLK) begin
        if rising_edge(CLK) then
            if Rin='1' then
                Q <= B;
            end if;
        end process;
    end cell_arch;
```


A simple microprocessor



Bus with multiplexer




00-01--09-10-11---19-20--29-00





98-09

90-91-92-93-94-95



Working design.



09 to 10

