VOLKAN KURSUN Bilkent University

Registers and Counters

VOLKAN KURSUN

Some material from McGraw Hill

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Bilkent University

VOLKAN KURSUN

Registers

- □Flip-flop: stores one bit of information
- ■N-bit register: a set of n flip-flops to store n bits of information (an n-bit structure consisting of n flip-flops)
- □Number of input combinations: 2ⁿ
- □Number of output combinations: 2ⁿ
- Outputs represent the state
- □Number of states: 2ⁿ

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

VOLKAN KURSUN Outline


Registers

- Shift Register
- Asynchronous Counters
- Synchronous Counters
- Counters with Parallel Load
- Modulo-x Counters (RESET)
- Ring Counters

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Bilkent University



```
VOLKAN KURSUN
4-Bit Register VHDL Code
entity read is
    port(I: in std logic vector(3 downto 0);
         CLK: in std logic;
          Q: out std logic vector (3 downto 0);
end reg4;
architecture reg4arch of reg4 is
begin
    process (CLK) begin
        if rising edge (CLK) then
                          The code does not specify what Q
            Q <= I;
                          should be assigned when the condition
        end if;
                          for the if statement is not satisfied:
    end process;
                          implies that the Q should maintain its
end reg4arch;
                          value. IMPLIES MEMORY
EEE 102 Introduction to Digital Circuit Design
                                                VOLKAN KURSUN
```

N-Bit Register VHDL Code LIBRARY ieee: A parameter N is declared using USE ieee.std_logic_1164.all; the keyword GENERIC

```
ENTITY regn IS
   GENERIC ( N : INTEGER := 16 );
                           STD_LOGIC_VECTOR(N-1 DOWNTO 0);
   PORT (D
                     : IN
         Resetn, Clock: IN
                           STD_LOGIC;
                     : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
END regn;
                              Clear every bit of Q to 0:
ARCHITECTURE Behavior OF regn IS
                              OTHERS permit generic
BEGIN
   PROCESS (Resetn, Clock)
                              code that can be used
   BEGIN
       IF Resetn = '0' THEN
                              for any value of N
          Q \ll (OTHERS => '0')
       ELSIF Clock'EVENT AND Clock = '1' THEN
          Q \ll D;
       END IF:
   END PROCESS;
```

VOLKAN KURSUN 8-Bit Register VHDL Code

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY reg8 IS
                               STD_LOGIC_VECTOR(7 DOWNTO 0);
    PORT (D
                        : IN
                               STDLOGIC;
           Resetn. Clock: IN
                        : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) );
END reg8:
ARCHITECTURE Behavior OF reg8 IS
BEGIN
   PROCESS ( Resetn, Clock ) Asynchronous reset
    BEGIN
        IF Resetn = '0' THEN
            Q \le "000000000";
        ELSIF Clock'EVENT AND Clock = '1' THEN
            Q \leq D:
        END IF:
    END PROCESS:
END Behavior:
EEE 102 Introduction to Digital Circuit Design
                                                           VOLKAN KURSUN
```

VOLKAN KURSUN

Bilkent University N-Bit Register VHDL Code

```
LIBRARY ieee:
                       Warning: error if no actual is specified for a given formal
USE ieee.std_logic_1164.all;
                       generic parameter and no default expression is present in
                       the corresponding interface element.
ENTITY regn IS
    GENERIC ( N : INTEGER := 16 );
                              STD_LOGIC_VECTOR(N-1 DOWNTO 0);
    PORT (D
                        : IN
           Resetn, Clock: IN
                               STD_LOGIC;
                        : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
END regn:
                                   Use GENERIC MAP () if the
                                    default value of N needs to be
ARCHITECTURE Behavior OF regn IS
                                   changed during instantiation:
BEGIN
                                   reg1: regn GENERIC MAP (64);
    PROCESS (Resetn, Clock)
                                   Or use named associations
    BEGIN
                                   reg1: regn GENERIC MAP (N =>
        IF Resetn = '0' THEN
                                   64);
            Q \ll (OTHERS = '0');
        ELSIF Clock'EVENT AND Clock = '1' THEN
            Q \leq D;
                      Both named and positional associations are
        END IF;
    END PROCESS;
                      allowed in a generic association list.
```

EEE 102 Introduction to Digital Circuit Design


END Behavior:

VOLKAN KURSUN

END Behavior:

VOLKAN KURSUN Bilkent University 3-Bit Register with Load

- □ With the registers in the previous slides, unless there is a reset signal, outputs are updated every clock cycle with the positive edges of the clock signal
- □ An additional load control signal would permit controlling when (at which positive edges of the clock signal) the register outputs would be updated
- □ Load = 0: maintain state, Load = 1: load new data



VOLKAN KURSUN

Outline

Registers

- Shift Register
- Asynchronous Counters
- Synchronous Counters
- Counters with Parallel Load
- Modulo-x Counters (RESET)

Bilkent University

Shift Register

3-Bit Register with Load VHDL

rising edge (CLK)

then

The code does not specify what Q

value, IMPLIES MEMORY

should be assigned when the condition for the if statement is not satisfied:

implies that the Q should maintain its

process (CLK) begin

end

Q2

end if:

end process;

if T = 11

if;

□ A register that can shift its contents

- □ Shift left: shift all bits by one bit position to the left. 0 is inserted as new least significant bit and the most significant bit is lost
- □ **Shift** an n-bit signed binary number to the **left**: multiply by 2
- □ **Shift right**: shift all bits by one bit position to the right. A serial input is inserted as the new most significant bit and the least significant bit is lost
- □ Shift an n-bit unsigned binary number to the right with 0 inserted from left: divide by 2

12

VOLKAN KURSUN

VOLKAN KURSUN

EEE 102 Introduction to Digital Circuit Design

Bilkent University

then

VOLKAN KURSUN

Bilkent University


EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

EEE 102 Introduction to Digital Circuit Design

Shift Left for Multiplication

Shift left by i bits (x << i) is equivalent to multiplying a signed number by 2ⁱ: works **ONLY for signed numbers**



Positive overflow

+2⁴-1 = +15 is the largest signed number that can be represented with 5 bits

Positive overflow if product > +2ⁿ⁻¹ − 1

• Negative overflow if product < -2ⁿ⁻¹


EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Note: any unsigned number that starts with a 1 is guaranteed to overflow Negative overflow $-2^4 = -16$ is the smallest signed number that can be represented with 5 bits product $> +2^{n-1} - 1$


4-Bit Shift-Right Register

□ Flip-flops are needed to design a shift register: latches are not suitable since the input could propagate through multiple latches when the clock is high or low with positive or negative latches, respectively



Parallel-Access Shift Register

- □ Shift/Load = 0, operates as shift register
- □ Shift/Load = 1, parallel input data are loaded into the register for initialization




EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

4-Bit Shift-Right Register

- □ Data bits are loaded into the shift register in serial fashion with the Input from left
- ☐ The content of each flip-flop is transferred to the next flip-flop with each positive edge of the clock signal



VOLKAN KURSUN **Bilkent University**

Notes About VHDL Signal Modes

- ☐ The signal mode determines how the entity reads and writes to each signal. There are four different signal modes:
- 1) IN: Data flows into the entity, and the entity can NOT write to these signals. The IN mode is used for clock inputs, control inputs, and other unidirectional data inputs to entity.
- 2) OUT: Data flows out of the entity (unidirectional data output), and the entity can NOT read these signals. The OUT mode is only used when the output signal is not read by the entity.
- 3) BUFFER: Data flows out of the entity (unidirectional data output), but the entity can read the signal (allows internal feedback). However, the signal cannot be driven from outside the entity, so it can NOT be used for data input to the entity.
- 4) INOUT: Data can flow both in and out of the entity, and the signal can be driven from outside the entity (for instance, a bidirectional data bus). Bidirectional data flow

EEE 102 Introduction to Digital Circuit Design

END Behavior;

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

VOLKAN KURSUN

```
VOLKAN KURSUN
                                                    Bilkent University
 N-Bit Parallel-Access Shift Register VHDL
```

```
LIBRARY ieee:
                           A parameter N is declared using
      USE ieee.std_logic_1164.all;
                            the keyword GENERIC
      ENTITY shiftn IS
          GENERIC ( N : INTEGER := 8 );
                                STD_LOGIC_VECTOR(N-1 DOWNTO 0);
          PORT (R
                      : IN
                                STD_LOGIC;
                Clock : IN
                     : IN
                                STD_LOGIC:
                      : BUFFER STD_LOGIC_VECTOR(N-1 DOWNTO 0) );
      END shiftn:
                                              Shift right
      ARCHITECTURE Behavior OF shiftn IS
      BEGIN
  11
  12
          PROCESS
  13
          BEGIN
             WAIT UNTIL Clock'EVENT AND Clock = '1';
  14
  15
             IF L = '1' THEN
                                Synchronous load
  16
                 Q \leq R;
  17
              ELSE
                 Genbits: FOR i IN 0 TO N-2 LOOP
MSB assigned w
                     Q(i) \le Q(i+1); FOR LOOP is used to generate
  20
                 END LOOP;
  21
                                   a set of concurrent assignments:
                 Q(N-1) \le w;
  22
              END IF;
                                   Q(0) \le Q(1), Q(1) \le Q(2), Q(2)
  23
          END PROCESS;
```

 $\leq Q(3), Q(3) \leq Q(4)...$

```
VOLKAN KURSUN
                                                  Bilkent University
4-Bit Parallel-Access Shift Register VHDL
```

```
BUFFER signal mode: Data flows out of
    LIBRARY ieee;
    USE ieee.std_logic_1164.all;
                              the entity and the entity can read the
                               signal (allowing for internal feedback)
3
    ENTITY shift4 IS
                                  STD_LOGIC_VECTOR(3 DOWNTO 0);
4
        PORT (R
                       : IN
                Clock : IN
                                  STD_LOGIC;
                L. w
                       : IN
                                  STD_LOGIC:
                       : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0) );
    END shift4;
                     Since Q is declared as BUFFER; the entity can directly read and write to the
    ARCHITECTURE Behavior OF shift4 IS
10
                       No sensitivity list: the VHDL code inside the process block will run
                       continuously (the program loops back to the start of the block after
11
        PROCESS-
                       executing the last line)
12
        BEGIN
             WAIT UNTIL Clock'EVENT AND Clock = '1';
13
14
             IF L = '1' THEN
                                   Concurrent assignments: the
15
                 Q \leq R;
             ELSE
16
                                   order of assignments do not
17
                 Q(0) <= Q(1);
                                   matter. All four outputs are
18
                 Q(1) \le Q(2);
19
                 Q(2) \le Q(3);
                                   updated with the same
20
                 Q(3) <= w;
21
             END IF
                                   positive edge of the clock
22
        END PROCESS:
   END Behavior;
                          w: serial data input from left volkan kursun
```

VOLKAN KURSUN Notes on For Loops in VHDL


```
LIBRARY ieee:
    USE ieee.std_logic_1164.all;
                                         Loop labels demarcate the
                                         beginning and end points of loops
    ENTITY shiftn IS
        GENERIC ( N : INTEGER := 8 );
        PORT (R
                                 STD_LOGIC_VECTOR(N-1 DOWNTO 0);
                      : IN
                                 STD_LOGIC;
                Clock : IN
                                 STD_LOGIC;
                L, w
                     : IN
                      : BUFFER STD_LOGIC_VECTOR(N-1 DOWNTO 0) );
    END shiftn:
                                         Loop labels may be used to
                                         enhance readability, especially when
    ARCHITECTURE Behavior OF shiftn IS
                                         loops are nested or the code block
11
    BEGIN
12
        PROCESS
                                         executed within the loop is long.
        BEGIN
13
             WAIT UNTIL Clock'EVENT AND Clock = '1':
14
            IF L = '1' THEN
15
                                                  The loop label is optional
16
                 Q \leq R;
            ELSE
17
                 Genbits: FOR i IN 0 TO N-2 LOOP
18
19
                     Q(i) \le Q(i+1);
20
                 END LOOP:
21
                 Q(N-1) \le w;
                                     END LOOP Genbits:
22
             END IF;
23
        END PROCESS;
    END Behavior;
```

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN Bilkent University

Shift Register with Parallel-Load and Enable

- □ <u>L = 1</u>: <u>new data loaded</u> into the shift-register
- □ L = 0, E = 1: shift right with the positive edges of the clock signal
- \Box **L** = **0**, **E** = **0**: inhibit shift operation (**maintain state**)



VOLKAN KURSUN

Outline

- Registers
- Shift Register
- Asynchronous Counters
- Synchronous Counters
- Counters with Parallel Load
- Modulo-x Counters (RESET)
- Ring Counters

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Bilkent University

```
VOLKAN KURSUN
Shift Register with Parallel-Load and Enable
LIBRARY ieee:
                                                      Shift right
USE ieee.std logic 1164.all;
-- left-to-right shift register with parallel load and enable
ENTITY shiftrne IS
   GENERIC ( N : INTEGER := 4 );
   PORT(R
                       STD LOGIC VECTOR(N-1 DOWNTO 0);
       L, E, w : IN
                       STD LOGIC;
       Clock: IN
                       STD LOGIC:
                       STD LOGIC VECTOR(N-1 DOWNTO 0));
             : BUFFER
END shiftrne;
                               BUFFER signal mode: Data flows out of
ARCHITECTURE Behavior OF shiftrne IS the entity and the entity can read the
                               signal (allowing for internal feedback)
   PROCESS
   BEGIN
       WAIT UNTIL Clock'EVENT AND Clock = '1':
       IF L = '1' THEN
                      IF L = 0, E = 1, FOR LOOP: Q(N-2) \le Q(N-1).
       ELSIF E = '1' THEN Q(N-3) \le Q(N-2),...Q(1) \le Q(2), Q(0) \le Q(1)
          Genbits: FOR i IN N-2 DOWNTO 0 LOOP
             Q(i) \le Q(i+1);
                   Since Q is declared as BUFFER: the entity can
       END IF:
   END PROCESS;
                   directly read and write to the Q port
END Behavior:
EEE 102 Introduction to Digital Circuit Design
                                                                      VOLKAN KURSUN
```

VOLKAN KURSUN

Counters

□Can be considered to be special purpose adders or subtractors which are used for

Bilkent University

the purpose of counting up or down:

increment or decrement count by 1

- □Used for counting the occurrences of certain events, generating timing intervals for control of various tasks, and keeping track of the elapsed time between specific events in digital systems
- □ T and D flip-flops are commonly used to implement counters

 EEE 102 Introduction to Digital Circuit Design

 VOLKAN KURSUN


Asynchronous Counters Asynchronous clocking (cascaded

- clocking schemes): flip-flops at different bit positions are clocked at different times
- □**Simple** design **but not very fast**: counter delays tend to be long in cascaded clocking schemes
- □Toggle feature of T flip-flops is naturally suited for the implementation of counters

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN Asynchronous Up Counter


- □ Example: a 3-bit up counter that can count from **0 to 7** (modulo-8 counter)
- □T inputs of 3 flip-flops are connected to 1: the state of a flip-flop will be reversed (toggled) at each positive edge of its clock



VOLKAN KURSUN

Asynchronous Up Counter


- □ Modulo operator (%): returns the remainder after a division operation
- $\square 13 \% 8 = 5, 7 \% 8 = 7, 8 \% 8 = 0$
- □ Example: a **3-bit up counter** that can count from **0 to 7** (modulo-8 up counter)



EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN Asynchronous Up Counter


- □ ONLY the first flip-flop is connected to the actual **Clock** signal: Q₀ toggles once every clock cycle
- □ The clock inputs of the remaining T flip-flops are connected in cascade
- □ Second flip-flop is clocked by Q₀'
- □ Third flip-flop (MSB) is clocked by Q₁'



EEE 102 Introduction to Digital Circuit Design

Asynchronous Up Counter Q toggles once every clock cycle: the circuit counts

- □ Q₀ toggles once every clock cycle: the circuit **counts the number of external clock pulses that occur on the primary input (applied to the Q₀ flip-flop)**
- □ Second flip-flop is clocked by Q_0 ': value of Q_1 changes (toggles) after the negative edge of the Q_0 signal
- □ Third flip-flop is clocked by Q_1 ': value of Q_2 changes (toggles) after the negative edge of the Q_1 signal





VOLKAN KURSUN

Asynchronous Up Counter AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another AKA ripple counter: triggering signals ripple through the stages of the counter as the outputs switch one after another ano

Asynchronous Down Counter Down

- □ Example: a 3-bit down counter that can **count from 7 down to 0** (asynchronous modulo-8 down counter)
- ONLY the first flip-flop (LSB position) is connected to the actual
 Clock signal: Q₀ toggles once every clock cycle
- □ The clock inputs of the remaining T flip-flops are connected in cascade
- $\hfill \square$ Second flip-flop is clocked by \mathbf{Q}_0 : \mathbb{Q}_1 toggles whenever \mathbf{Q}_0 switches from 0 to 1
- $\hfill\Box$ Third flip-flop (MSB) is clocked by ${\bf Q}_1$: ${\bf Q}_2$ toggles whenever ${\bf Q}_1$ switches from 0 to 1





VOLKAN KURSUN **Bilkent University**

Synchronous Counters

Asynchronous clocking (cascaded **clocking** schemes): simple design but not very fast

- □**Accumulating delays** across multiple cascaded clocking stages become a concern for speed if the number of bits is high (**low clock frequency** problem)
- □**Synchronous** counters: **all flip-flops** are clocked at the same time and they operate faster (<u>higher frequency</u>)
 EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Outline

- Registers
- Shift Register
- Asynchronous Counters
- Synchronous Counters
- Counters with Parallel Load
- Modulo-x Counters (RESET)
- Rina Counters

02 Introduction to Digital Circuit Design

Bilkent University

VOLKAN KURSUN

Synchronous Counter with T


□Example: synchronous 3-bit up counter

Clock cycle	$Q_2 Q_1 Q_0$
О	$0 0 \bigcirc$ Calculates
1	$0 0 1$ Q_2 changes
2	0 1 0
3	O_{\parallel} 1
4	
5	$\begin{bmatrix} 1 & O \end{bmatrix} \begin{bmatrix} 1 \end{bmatrix}$
6	1 1 TO
7	1 1 1
8	0 ^v 0 ^v 0

- □ Q₀ changes on each clock cycle
- $\square Q_1$ changes only when $Q_0 = 1$
- \square \mathbb{Q}_2 changes only when $\mathbb{Q}_1 = \mathbb{Q}_0 = 1$ EEE 102 Introduction to Digital Circuit Design



□Example: synchronous 3-bit up counter




□ In an n-bit synchronous up counter, a flip-flop changes state only when the flip-flops in previous bit positions are all in set state Q = 1


EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN Synchronous Counter with T

Example: 4-bit synchronous modulo-16 up counter



VOLKAN KURSUN Synchronous Counter with T




□T inputs of the flip-flops must satisfy:

$$T_0 = 1$$
, $T_1 = Q_0$, $T_2 = Q_1Q_0$, $T_3 = Q_2Q_1Q_0$,
..., $T_n = Q_{n-1}Q_{n-2}...Q_1Q_0$

EEE 102 Introduction to Digital Circuit Design

Enable and Clear Capability

- □ Enable: control when to count
- □ **Enable = 0**: inhibit counting (**maintain state**)
- □ Clear: start with a count of 0 (initialize)
- □ Clear = 0: clear all outputs to 0 (initialize)



EEE 102 Introduction to Digital Circuit Design

Synchronous Counter with D

- □A T flip-flop can be implemented with a D flip-flop and an XOR gate by applying T XOR Q to the D input of the flip-flop: **D** = **T** ⊕ Q
- ■We can redraw the 4-bit synchronous up counter in previous slide using D flipflops and XOR gates


EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Synchronous Counter with D


 $D_0 = Q_0 \oplus Enable$ $D_1 = Q_1 \oplus (Q_0.Enable)$

 $D_2 = Q_2 \oplus (Q_1.Q_0.Enable)$ $D_3 = Q_3 \oplus (Q_2.Q_1.Q_0.Enable)$



Synchronous Counter with D

- \square Apply T XOR Q to the D input of the flip-flop: $\mathbf{D} = \mathbf{T} \oplus \mathbf{Q}$
- □ Redraw the 4-bit synchronous up counter using D flipflops and XOR gates




Synchronous Counter with D

 $D_0 = Q_0 \oplus Enable$ $D_1 = Q_1 \oplus (Q_0.Enable)$

 $D_2 = Q_2 \oplus (Q_1.Q_0.Enable)$ $D_3 = Q_3 \oplus (Q_2.Q_1.Q_0.Enable)$


□ The state of flip-flop in stage i changes only if all preceding flip-flops are in state Q = 1: if the output of AND gate that feeds stage i is 1, the output of the XOR gate connected to D_i = Q_i'. Otherwise, D_i = Q_i





□ The additional **Z flag** at the final output **indicates** if the counter has reached the **maximum value** (0b1111). The counter goes to 0b0000 state (all bits cleared) with the next positive edge of the clock signal after Z is asserted

The Z flag also <u>allows **modular** design</u> by concatenating two counters to implement a larger counter with more bits (would be connected to the Enable input)



4-Bit Up Counter VHDL

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY upcount IS
    PORT (Clock, Resetn, E: IN
                                   STD_LOGIC;
                            : OUT STD_LOGIC_VECTOR (3 DOWNTO 0));
END upcount;
ARCHITECTURE Behavior OF upcount IS
    SIGNAL Count: STD_LOGIC_VECTOR (3 DOWNTO 0);
BEGIN
                             Can you write Q instead of Count on the
    PROCESS (Clock, Resetn)
                             left of the assignment statement to
    BEGIN
        IF Resetn = '0' THEN eliminate the final Q <= Count assignment?
             Count <= "0000"
        ELSIF (Clock'EVENT AND Clock = '1') THEN
            IF E = '1' THEN
                 Count \le Count + 1:
             ELSE
                                  Q <= Count + 1, would not update the
                           Count:
                 Count
                                   Count. Therefore, Count would be stuck
            END IF
        END IF
                                   at 0 after reset and Q would be stuck at 1!
    END PROCESS
                                   You can NOT write Q instead of Count on
    Q \leq Count;
                                   the left of the assignment statement.
END Behavior:
```

EEE 102 Introduction to Digital Circuit Design

4-Bit Up Counter VHDL

```
OUT: Data flows out of the entity, and the entity
USE ieee.std_logic_1164.all;
                              cannot read these signals. The OUT mode is only
USE ieee.std_logic_unsigned.all;
                               used when the signal is not read by the entity.
ENTITY upcount IS
    PORT (Clock, Resetn, E: IN
                                     STD_LOGIC;
                              : OUT STD_LOGIC_VECTOR (3 DOWNTO 0));
END upcount;
                To be able to read and write the count, an internal variable named Count is declared
ARCHITECTURE Behavior OF upcount IS
    SIGNAL Count: STD_LOGIC_VECTOR (3 DOWNTO 0);
    PROCESS (Clock, Resetn ) Asynchronous Reset
    BEGIN
         IF Resetn = '0' THEN
              Count \leq 00000";
         ELSIF (Clock'EVENT AND Clock = '1') THEN
              IF E = '1' THEN
                  Count \le Count + 1:
                                         Read and write the internal signal named Count
              END IF
                       Optional assignment: would work
         END IF;
    END PROCESS;
                       without it too due to IMPLIED MEMORY
    Q \leq Count_{:}
                       Assign the value of the internal signal named Count to the OUTPUT Q
END Behavior;
EEE 102 Introduction to Digital Circuit Design
```

VOLKAN KURSUN

Outline

- Registers
- Shift Register
- Asynchronous Counters
- Synchronous Counters
- Counters with Parallel Load
- Modulo-x Counters (RESET)
- Ring Counters

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

VOLKAN KURSUN

Bilkent University


VOLKAN KURSUN Counter with Parallel Load □ Sometimes it is desirable to **start counting** from any arbitrary number (not necessarily zero): a counter with parallel load capability is needed to initialize the counter □ Use 2-to-1 multiplexers for each input to choose either the data bit to be directly loaded or the bit needed to continue counting □ Enable = 1 and Load = 0: count \Box Load = 1 (Enable = x): load new data to the counter (initialize the counter with $D_3D_2D_1D_0$) **EEE 102 Introduction to Digital Circuit Design VOLKAN KURSUN Bilkent University** 4-Bit Counter with Parallel Load VHDL INTEGER data object: the number of bits is not from which the number of bits is deduced INTEGER RANGE 0 TO 15; PORT (R : IN STD_LOGIC: Clock, Resetn, L : IN : BUFFER INTEGER RANGE 0 TO 15);

```
LIBRARY ieee;
USE ieee.std_logic_1164.all; specified explicitly. Only the range is specified,
ENTITY upcount IS
END upcount; BUFFER: Data flows out of the entity and the entity can read the
              signal (allowing for internal feedback)
ARCHITECTURE Behavior OF upcount IS
BEGIN
    PROCESS (Clock, Resetn)
    BEGIN
        IF Resetn = '0' THEN → Asychronous reset
             Q <= 0;
        ELSIF (Clock'EVENT AND Clock = '1') THEN
             IF L = '1' THEN → Parallel (synchronous) load
             ELSE
                  Q \le Q + 1; \rightarrow Since Q is declared as BUFFER:
             END IF:
                                 the entity can directly read and
        END IF;
                                 write to the Q port
    END PROCESS:
END Behavior:
```

VOLKAN KURSUN

EEE 102 Introduction to Digital Circuit Design

EEE 102 Introduction to Digital Circuit Design



MSB

VOLKAN KURSUN

Bilkent University

VOLKAN KURSUN Bilkent University Counter with Parallel Load VHDL GENERIC parameter named modulus: the LIBRARY ieee; $\overline{
m USE~ieee.std_logic_1164.all}$; starting count and the size of the counter can be Changed during instantiation ENTITY downcnt IS GENERIC (modulus: INTEGER := 8); PORT (Clock, L, E : IN STD_LOGIC; : OUT INTEGER RANGE 0 TO modulus-1); END downcnt; **OUT**: Data flows out of the entity and the **entity cannot read** these signals ARCHITECTURE Behavior OF downcnt IS SIGNAL Count: INTEGER RANGE 0 TO modulus-1: BEGIN To be able to read and write the count, an internal variable named Count is declared WAIT UNTIL (Clock'EVENT AND Clock = '1'); Parallel load (initial value $\operatorname{Count} <= \operatorname{modulus} -1 \; ; o$ determined by the parameter named ELSE modulus IF E = 1 THEN Count <= Count - 1: END IF; END IF: END PROCESS: $Q \le Count$; END Behavior; EEE 102 Introduction to Digital Circuit Design VOLKAN KURSUN **Bilkent University Modulo-x Counter** □ An n-bit up-counter naturally works as a modulo-2ⁿ counter

Outline

Registers

VOLKAN KURSUN

- Shift Register
- Asynchronous Counters
- Synchronous Counters
- Counters with Parallel Load
- Modulo-x Counters (RESET)
- Ring Counters

EEE 102 Introduction to Digital Circuit Design


VOLKAN KURSUN **Bilkent University**

- □We can also design a counter with an arbitrary modulo base: for modulo-x counter, the counter should reset to 0 with the first positive clock edge after the counter becomes x-1
- □Recognize when the count reaches (x-1) and then reset the counter with the next positive clock edge **VOLKAN KURSUN**


VOLKAN KURSUN

Modulo-6 Counter

Recognize when the count reaches 5 and then reset the counter with the next positive clock edge (synchronous reset): use an AND gate to check if $Q_2 = Q_0 = 1$, which is true for the first time only for 5 in a 3-bit counter




Bilkent University



Modulo-6 with Asynchronous Reset

- □ Instead of the parallel load feauture, you may consider using the <u>asynchronous reset</u> inputs of the individual flip-flops when the count reaches 5: use a NAND gate to detect when count = 5 and clear all flip-flops
- Problem with asynchronous reset: as soon as the count reaches 5, the NAND gate triggers the resetting action. The flip-flops are cleared with some delay after the count reaches 5. The count is maintained at 5 for a short period of time (a small portion of the clock period).




VOLKAN KURSUN

Modulo-6 with Asynchronous Reset

□ Problem with asynchronous reset: The narrow time


when count = 5 may NOT be sufficient for this output to be detected and correctly used by the rest of the digital



9-to-14 Counter

Synchronous preset to 9 when PRESET = 1

Synchronous preset to 9 when PRESET = 1 or synchronous load to 9 when count = 14



VOLKAN KURSUN Bilkent University

- Outline
- Registers
- Shift Register
- Asynchronous Counters
- Synchronous Counters
- Counters with Parallel Load
- Modulo-x Counters (RESET)
- Ring Counters


EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSU

Shift Right Ring Counter Bilkent Unive

 $\square 1000 \rightarrow 0100 \rightarrow 0010 \rightarrow 0001 \rightarrow 1000...$

- □Can be implemented with a shiftregister with the following connections




Shift Right Ring Counter

1000-0100-0010-0001-1000...

□Can be implemented with a shiftregister with the following connections


□**Start = 1**: inject 1 into the first stage while clearing the other bit positions



Ring Counter with Decoder

□Can be implemented with a 2-bit up counter and a decoder

□Start = 1: counter is reset to 0b00




Ring Counter with Decoder

- □ Start = 0: counter starts counting with the positive edges of the clock
- □ For the count values 0b00, 0b01, 0b10, 0b11,
 0b00, the decoder produces 0b1000, 0b0100,
 0b0010, 0b0001, 0b1000




EEE 102 Introduction to Digital Circuit Design



Shift Right Johnson Counter

- □ When Reset n = 1, counter starts counting with the positive edges of the clock signal
- □ 4-bit Johnson counter example: $0000 \xrightarrow{1} 1000 \xrightarrow{2} 1100 \xrightarrow{3} 1110 \xrightarrow{4} 1111 \xrightarrow{5} 0111 \xrightarrow{6}$ $0011 \xrightarrow{7} 0001 \xrightarrow{8} 0000 \rightarrow 1000...$



Shift Right Johnson Counter Instead of the Q output of the final stage as in a

- □ Instead of the Q output of the final stage as in a ring counter, connect the Q' output of the final stage to the D input of the first stage flip-flop in a Johnson counter
- □ First <u>initialize</u> with <u>Reset_n = 0</u> (<u>clear all bit</u> <u>positions to 0</u>): $Q_{n-1}Q_{n-2}...Q_1Q_0 = 0b00...00$

