



## Chapter 3

### Transistors

MOSFET: Metal-oxide semiconductor field effect transistor



NMOS



PMOS

$$V_{gs} = V_g - V_s$$

$V_{gs}$  low



$V_{gs}$  high



$V_{gs}$  low



$V_{gs}$  high



Act like a switch  
controlled by  $V_{gs}$ .

For NMOS: if  $V_{gs} > V_T$  ( $V_T \sim 0.2V_{DD} \sim 1 \text{ Volt}$ ) then

transistor is on, drain-source resistance is low  $\sim 1 \text{ k}\Omega$

else if  $V_{gs} < V_T$  then

transistor is off, drain-source resistance is very high  $\sim 10^{12} \Omega$

For PMOS: if  $V_{gs} < -V_T$  then

transistor is on

else if  $V_{gs} > -V_T$  then

transistor is off

How many transistors modern processors have?

Core i7 Haswell: 2.6 billion (2014)



Apple A12 Bionic: 6.9 billion (2018)

Apple A14 Bionic: 11.8 billion (2020)

Apple M1 : 16 billion

Apple A17 Pro : 19 billion


### Complementary MOS (CMOS) Logic Gates



\* No current flow when input signal is stable (high or low).  
=> No power dissipation

$$f = \overline{x_1 \cdot x_2} = \overline{x_1} + \overline{x_2} \Rightarrow \text{PMOS in parallel}$$

$\Rightarrow$  NMOS in series since it is complementary to PMOS.



$V_{x1}$	$V_{x2}$	$V_f$
L	L	H
L	H	H
H	L	H
H	H	L

$\Rightarrow$   
positive logic  
1 standard

$x_1$	$x_2$	$f$
0	0	1
0	1	1
1	0	1
1	1	0


}  $x_1 \text{ NAND } x_2$

$x_1$	$x_2$	$f$
1	1	0
1	0	0
0	1	0
0	0	1

}  $x_1 \text{ NOR } x_2$

$\Rightarrow$   
negative logic  
(H = logic 0)  
(L = logic 1)

$$f = \overline{x_1 + x_2} = \overline{x_1} \cdot \overline{x_2} \Rightarrow \text{PMOS in series} \Rightarrow \text{NMOS in parallel}$$



$V_{x1}$	$V_{x2}$	$V_f$
L	L	H
L	H	L
H	L	L
H	H	L

$\Rightarrow$   
positive logic

$x_1$	$x_2$	$f$
0	0	1
0	1	0
1	0	0
1	1	0

NOR

$x_1$	$x_2$	$f$
1	1	0
1	0	1
0	1	1
0	0	1

NAND


$\Rightarrow$   
negative logic  
(H = logic 0)  
(L = logic 1)

## Logic Functions in CMOS

Example:  $f = \bar{x}_1 + \bar{x}_2 \bar{x}_3$


$x_1$	$x_2$	$x_3$	$f$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

PMOS  
series  
PMOS  
in parallel




(3-input NAND)

$$f = \overline{x_1 \cdot x_2 \cdot x_3} = \bar{x}_1 + \bar{x}_2 + \bar{x}_3$$





$$f = x_1 \cdot x_2 \quad (\text{AND})$$





$$f = x_1 + x_2 \quad (\text{OR})$$





$V_{x1}$	$V_{x2}$	$V_f$
L	L	H
L	H	short
H	L	2 (high- $\Rightarrow$ high impedance)
H	H	L


Delay



PMOS in N1 turns on  $C \uparrow V_{DD}$   
 NMOS " " " "  $C \downarrow 0$


gate-source capacitance

Assume that initially  $V_x = L, V_A = H$ . Then  $V_x = H, V_A: H \Rightarrow L$





$$R_{nmos} \times C = \tau_{off} \quad (\text{turn-off time})$$

Assume that initially  $V_x = H, V_A = L$ . Then  $V_x = L, V_A: L \rightarrow H$



$$R_{on}^{PMOS} \times C = \tau_{on} \text{ (turn-on time)}$$



instead of



### Fan-in



Number of inputs of the gate.

High fan-in CMOS is not practical

(ex: 100 input NAND requires 100 NMOS in series)

### Fan-out



Number of gates driven by a gate




cap. of each inverter connected to f

\* high fan-out  $\Rightarrow$  high propagation delay

Solution: Use buffers to limit max number of gates driven by a gate.




### Transmission gate



$s=0 \Rightarrow x \& f$  disconnected


$s=1 \Rightarrow x \& f$  connected

Multiplexer (2-to-1)




$f = x_1$  when  $s=0$   
 $= x_2$  "  $s=1$

symbol




design using transmission gate



← one of them must be 1 at all times

6 transistor implementation


## Tri-state buffer



e	x	f
0	0	2
0	1	2
1	0	0
1	1	1


outputs connected together

Symbol:



2-to-1 MUX using tri-state buffers:

Can we connect outputs of ordinary gates together?



$$x_1 = 0, x_2 = x_3 = 1, f = 1$$

$$x_1 = 0, x_2 = 0, x_3 = 1, f = ?$$

$\Rightarrow$  short circuit

output conflict