Ex1: Design a half adder with a minimum number of 2-1 multiplexers. The complements of the variables are NOT available. However, you can use logic 1 and 0. No other pates are available.

EX2: Implement $f(x_1Y_1Z) = XY'Z + XYZ'$ with a single 2-to-4 multiplexer.

Soll:

$$A - Half - Carry = A \cdot B$$
 $B - Adder - Sum = \overline{A}B + A\overline{B}$
 $A - \overline{A}B + A\overline{B} = Sum$
 $A - \overline{A}B + A\overline{B} = Sum$

5012:

$$\begin{array}{c|c} - \times 4 \\ - \times 4 \\ - \times 4 \\ \times \end{array}$$

Ex3Design a sequential circuit that autputs I when the total number of I's on the input (including the current input) is a multiple of 3. Otherwise the circuit outputs 0. As an example,

<u>X D 1 1 O 1 O 1 ...</u> <u>Y 1 D O O 1 1 D ...</u>

where x is the input and y is the output.

You can only use MB-type flip-flop, where an MB type flip-flop is defined as follows:

M B Q(t+1)
0 0 1
0 1 0 0
1 1 Q(t)

and a minimum number of NAND gates.


Solution3:

X=1/Y=0 X=1/Y=0 X=1/Y=0 X=1/Y=0

(V) (40° /X)	Qi 00 /4	M, B, Mo Bo	
000	0 0/ 1		
001	0 1/0	1 × 0 ×	
0 1 0	0 1 0,	1 x :0 x:	
0 1 1	$\left(\begin{array}{cc} O \end{array}\right) O$	0 X 1 0	
	10/0		
101	00/1	1, 0	^
			1 00 10
	1 10 P		
Ē,			MB
â		also rould be	× 1
1		but I chose 0	
			/
if i		this design.	

4

Ú



EEE102 1-12-2008

How to describe FSMs using VHD

EXAMPLE 1:

A Moore FSM has one input X and one output Y. This FSM looks at the values of X at clock ticks and if two successive 1s are detected then the output becomes 1 and remains there forever. Thus initially the output is 0 and becomes 1 when a "11" sequence is detected. Therefore it is a code detector. It detects the code "11" (one may think of code detectors which detect longer sequences of the input bits).

(i)

We can write the VHDL code just starting from the word description without having to make any design:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- If two successive ones come the output becomes 1 and remains there
entity E_11_detector is
Port ( CLOCK : in std logic;
X: in std_logic;
Y: out std_logic);
end E_11_detector;
architecture Behavioral of E_11_detector is
signal lastX:std_logic :='0';
signal flag:std_logic :='0';begin
process(CLOCK)
begin
if CLOCK'event and CLOCK = '1' then
       lastX <= X;
       if flag ='0' and lastX='1' and X='1' then flag<='1';end if;
end if;
end process;
Y<=flag;
end Behavioral;
--we need the signal flag because we cannot initialize Y which is an output.
```

(ii)


Another approach would be to proceed with the design manually until we obtain the state/output diagram and then switch to VHDL.

Let us define the states:

S0: No ticks yet or the last X (value of X at last tick) is 0.

S1: Last X (value of X at last tick) is 1.

S2: Last two X values are both 1. The state output/diagram is then



Since we have 3 states we need 2 flip flops. Say the flip flop outputs are Q1 and Q0. State encoding can be taken as

State name	Q1	Q0
S0	0	0
S1	0	1
S2	1	0

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity example2 is
Port ( CLOCK : in std_logic;
X : in std_logic;
Y : out std_logic);
end example2;
```

```
architecture Behavioral of example2 is constant S0:std_logic_vector (1 downto 0) :="00"; constant S1:std_logic_vector (1 downto 0) :="01"; constant S2:std_logic_vector (1 downto 0) :="10"; signal S:std_logic_vector (1 downto 0) :=S0; signal nextS:std_logic_vector (1 downto 0); begin --code for state memory block
```

```
L1: process(CLOCK)
begin
if CLOCK'event and CLOCK = '1' then S<=nextS;end if;
end process;
--code for next state logic circuit
L2: process(X,S)
begin
case S is
when S0 \Rightarrow if X = '0' then nextS \iff S1; end if;
when S1 \Rightarrow if X = 0' then next S \Rightarrow 0; else next S \Rightarrow 2; end if;
when S2 \Rightarrow if X = 0' then nextS \Rightarrow S2; else nextS \Rightarrow S2; end if;
when others => null;
end case;
end process;
--code for output circuit
L3: process (S)
begin
case S is
when S0=> Y<='0';
when S1 => Y <= '0';
when S2=> Y<='1';
when others=> Y<='0';
end case;
end process;
end Behavioral;
```

(iii)

Yet another approach is to proceed with the design manually till the end and write the VHDL code of the final circuit. In this case the purpose of writing VHDL is to make simulation only.

The next state table:

Q1	Q0	X	Q1*	Q0*
0	0	0	0	0
0	0	1	0	1
0	1	0	0	0
0	1	1	1	0
1	0	0	1	0
1	0	1	1	0
1	1	0	d	d
1	1	1	d	d

In this table X is the value of input at the clock tick.

Excitation table is the same as above except $Q1^*$ is replaced by D1 and $Q0^*$ is replaced by D0.

The excitation table is

Q1	Q0	X	D1	D0
0	0	0	0	0

0	0	1	0	1
0	1	0	0	0
0	1	1	1	0
1	0	0	1	0
1	0	1	1	0
1	1	0	d	d
1	1	1	d	d


Using Karnaugh maps we obtain D0=Q1'Q0'X and D1=Q1+Q0X.

The output table:

Q1	Q0	Y
0	0	0
0	1	0
1	0	1
1	1	d

and Y = Q1.

We may now draw the circuit




library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL;

```
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- If two successive ones come the output becomes 1 and remains there
entity ones_counter is
Port ( CLOCK : in std_logic;
X: in std_logic;
Y: out std_logic);
end ones_counter;
architecture Behavioral of ones_counter is
signal S:std_logic_vector (1 downto 0) :="00"; --state variable
signal nextS:std_logic_vector (1 downto 0);--inputs of the D flip flops
begin
--code for state memory block
process(CLOCK)
begin
if CLOCK'event and CLOCK = '1' then S<=nextS;end if;
end process;
```

--code for next state logic circuit nextS(0)<=not S(1) and not S(0) and X; nextS(1)<=S(1) or (S(0) and X);

--code for output circuit Y<=S(1); end Behavioral;

Q5. Design and draw the FSM which has the state/output diagram shown below. Show all your design steps. What does this FSM do?



Considering that S1 and S3 are equivalent states,

State Encoding:

State	Q1	Q0
S0	0	0
S1	0	1
S2	1	0
S4	1	1

Next State Table:

Q1	Q0	X	Q1*	Q0*
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	1	1
1	1	0	1	0
1	1	1	0	1

Excitation Table: Same as NS table.


$$\frac{\text{Next State Logic:}}{\text{Q1*=D1=Q0X'+Q1}\overline{\text{Q0}}\text{X}}$$

$$\text{Q0*=D0=X}$$

Output Table:

Q1	Q0	Y
0	0	0
0	1	0
1	0	0
1	1	1

Circuit:



<u>Function:</u> Detects "101" sequence from the input.

$$D1=Q0X'+Q1Q0X$$

+5

SET

clr Q

D0=X

Q3.

Implementing functions using ROMs or RAMs

Use two 16x1 and one 8x1 ROM (or RAM) to design a combinational circuit with 5 inputs and one output.

Solution:

Let us assume the circuit has the following truth table:

 14	13	12	11	10	F
0	0	0	0	0	F0
0	0	0	0	1	F1
	*				196
	٠				
0	1	1	1	1	F15
1	0	0	0	0	F16
	*				
					i.
1	1	1	1	1	F31

In Figure 1 below the upper 16 rows and the lower 16 rows of the TT are implemented using two 16x1 RAMs. The outputs of the RAMs are multiplexed using a 2-to-1 multiplexer with select I4.

In Figure 2 the 2-to-1 mux is also implemented using a RAM, in this case an 8x1 RAM.

Figure 3 explains the logic behind implementing a 2-to-1 mux with an 8x1 RAM.

Note that instead of RAMs we could have used ROMs. Control inputs of the RAMs are not shown in the figures. The RAMs must be configured to be in reading mode.

The boxes in the RAM blocks show the contents of the memory locations with ascending order.

÷




Figure 1




Figure 2

How to implement a 2-to-1 multiplexer using an 8x1 RAM.

Truth table of a 2-to-1 mux is

S	IN1	IN0	OUT
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0 .	0
1	0	1	0
1	1	0	1
1	1	1	1

To implement this using an 8x1 RAM




Figure 3