VOLKAN KURSUN **Bilkent University**

Combinational **Circuit Building Blocks**

VOLKAN KURSUN

EEE 102 Introduction to Digital Circuit Design

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN **Bilkent University** 2-to-1 Multiplexer (b) Truth table (a) Graphical symbol w_1

(c) Sum-of-products circuit

VOLKAN KURSUN

Multiplexers

Synthesis Using Multiplexers

Outline

Decoders

VOLKAN KURSUN

Synthesis Using Decoders

Encoders

Code Converter Example

Comparators


Bilkent University


Bilkent University


Larger Multiplexers


- □ A multiplexer with n data inputs needs log₂n select inputs (or 2ⁿ data inputs require n select signals)
- □Larger multiplexers can be built using smaller multiplexers
- □Example-1: a 4-to-1 multiplexer can be built with three 2-to-1 multiplexers
- □Example-2: a 16-to-1 multiplexer can be built with five 4-to-1 multiplexers

EEE 102 Introduction to Digital Circuit Design










VOLKAN KURSUN **Bilkent University** 16-to-1 Multiplexer


Example-2: a 16-to-1 multiplexer can

be built with five 4-to-1 multiplexers



16-to-1 Multiplexer Example-2: alternative design with

different select signal assignments to



VOLKAN KURSUN 2x2 Crossbar Switch □2x2 crossbar

switch: either of the two inputs x₁ and x₂ can be connected to either x₁ of the two outputs y₁ and y₂ under the control of a

select signal s

(b) Implementation using multiplexers

(a) A 2x2 crossbar switch

EEE 102 Introduction to Digital Circuit Design

nxk Crossbar Switch

nxk crossbar switch: a circuit with n data

- inputs and k outputs with capability to connect any input to any output based on select signals
- □k multiplexers and each multiplexer must be n-to-1
- □Example-2: 8x10 crossbar switch, 10*8to-1 multiplexers
- □Example-3: 16x7 crossbar switch, 7*16to-1 multiplexers

EEE 102 Introduction to Digital Circuit Design

EEE 102 Introduction to Digital Circuit Design

Synthesis of Logic Functions VOLKAN KURSUN

- □ Multiplexers can be used to synthesize logic functions: apply the inputs as select signals and the output corresponding to each row in the truth table as constant data inputs to the multiplexer
- □ Example: Consider the following XOR function with two inputs $\mathbf{f} = \mathbf{w_1} \oplus \mathbf{w_2}$

w ₁ w ₂	f	$\begin{bmatrix} w & 2 & \\ w & 1 & \\ \end{bmatrix}$
0 0	О	
O 1	1	
1 O	1	$1 \longrightarrow 2$
1 1	О	0 -3
Implementat	ion usi:	ng a 4-to-1 multiplexer

VOLKAN KURSUN

Outline

Multiplexers


- Synthesis Using Multiplexers
- Decoders
- Synthesis Using Decoders
- Encoders
- Code Converter Example
- Comparators

EEE 102 Introduction to Digital Circuit Design

Bilkent University

Synthesis of Logic Functions


- □ Example: Consider the following XOR function with two inputs $\mathbf{f} = \mathbf{w_1} \oplus \mathbf{w_2}$
- □ A better implementation with only one 2to-1 multiplexer: w₁ input is applied as the select signal to the multiplexer



(b) Modified truth table EEE 102 Introduction to Digital Circuit Design

Synthesis of Logic Functions

- \Box Example: Consider the following XOR function with two inputs $\mathbf{f} = \mathbf{w_1} \oplus \mathbf{w_2}$
- □An alternative implementation with w2
 driving the select signal: w₁ and w₁' are
 applied to the data inputs of multiplexer



3-Input XOR with Multiplexers


$$\Box f = w_1 \oplus w_2 \oplus w_3$$

□ Can be implemented with two 2-to-1 multiplexers. When $w_1 = 0$, $f = w_2 \oplus w_3$. Alternatively, when $w_1 = 1$, $f = \overline{w_2 \oplus w_3}$.

	, J ,	, 2 0 3
$w_1 \ w_2 \ w_3$	f	$w_2 \longrightarrow$
0 0 0	0	- w ₁ − 1
0 0 1	$1 \qquad w_2 \oplus w_3$	Ν ' Ι
0 1 0	$1 \begin{pmatrix} w_2 & w_3 \\ \end{pmatrix}$	$W_1 \longrightarrow 0$ $W_2 \oplus W_2 $
0 1 1	0	w_3 $w_2 \oplus w_3$
1 0 0	1	
1 0 1	$0 \qquad w_2 \oplus w_3$	
1 1 0	$0 \left(\begin{array}{c} w_2 \otimes w_3 \\ \end{array} \right)$	' / '- 20- 1 '
1 1 1	1 7	·
Truth	 table Digital Circuit Design	Circuit _{volkan kursun}

3-Input Majority Function


□ Implementation with a 4-to-1 multiplexer: any two of the three inputs can be applied to the select inputs of the multiplexer



3-Input XOR with 1 Multiplexer

$$\Box f = w_1 \oplus w_2 \oplus w_3$$

□ Can be implemented with one 4-to-1 multiplexer. Use w₁ and w₂ to drive the select inputs of the 4-to-1 multiplexer



Shannon's Expansion Theorem Any Boolean function can be written in the following form:

 $f(w_1, w_2, ..., w_n) = w_1'.f(0, w_2, ..., w_n) + w_1.f(1, ..., w_n)$ W_2, \ldots, W_n

- □ The expansion is done with w₁ above. In general, any of the n variables can be used for the expansion.
- □ Example: revisit the three-variable majority function $f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3$

Let us expand f using w₁:

$$f = w_1'(0.w_2+0.w_3+w_2w_3)+w_1(1.w_2+1.w_3+w_2w_3)$$

= $w_1'(w_2w_3)+w_1(w_2+w_3)$


VOLKAN KURSUN 3-Input XOR Function Revisited

□ Example: revisit the 3-input XOR function $f(w_1, w_2, w_3) = w_1 \oplus w_2 \oplus w_3$

Let us expand f with w₁using Shannon's theorem:

$$f = w_1'(0 \oplus w_2 \oplus w_3) + w_1(1 \oplus w_2 \oplus w_3)$$

$$= w_1'(w_2 \oplus w_3) + w_1(\overline{w_2 \oplus w_3})$$




VOLKAN KURSUN

3-Input Majority Function Revisited

□ Example: revisit the three-variable majority function $f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3$

Let us expand f with w₁using Shannon's theorem: $f = w_1'(0.w_2 + 0.w_3 + w_2w_3) + w_1(1.w_2 + 1.w_3 + w_2w_3)$

$$=w_1'(w_2w_3)+w_1(w_2+w_3)$$



VOLKAN KURSUN

Choice of Variable for Shannon's Expansion

- ☐ The complexity of the logic expression may vary depending on which variable w_i is used for expansion: try different variables and choose the expansion with the lowest cost
- □ Example: Consider the following function

$$f(w_1, w_2, w_3) = w_1'w_3 + w_2w_3'$$

Shannon's expansion with w₁ yields:

$$f = w_1'(1.w_3 + w_2w_3') + w_1(0.w_3 + w_2w_3')$$

= $w_1'(w_3 + w_2) + w_1(w_2w_3')$

Shannon's expansion with w₂ yields:

 $f = w_2'(w_1'w_3 + 0.w_3') + w_2(w_1'w_3 + 1.w_3')$

$$= w_2' w_1' w_3 + w_2 (w_1' + w_3')$$

Shannon's expansion with w₃ yields the **lowest cost**:

$$f = w_3'(w_1'.0+w_2.1)+w_3(w_1'.1+w_2.0) = w_3'w_2+w_3w_1'$$

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN Bilkent Uni

Shannon's Multi-Variable Expansion

- □ Shannon's expansion can be done with more than one variable
- Expansion with w_1 and w_2 for implementation with a 4-to-1 multiplexer: $f(w_1, w_2, ..., w_n) = w_1'w_2'.f(0, 0, ..., w_n) + w_1'w_2.f(0, 1, ..., w_n) + w_1w_2'.f(1, 0, ..., w_n) + w_1w_2.f(1, 1, ..., w_n)$
- \square Expansion with w_1 , w_2 , and w_3 for implementation with an 8-to-1 multiplexer:
- $$\begin{split} f\left(w_{1},w_{2},...,w_{n}\right) &= w_{1}{'}w_{2}{'}w_{3}{'}.f\left(0,0,0,...,w_{n}\right) + w_{1}{'}w_{2}{'}w_{3}.f\left(0,0,1,...,w_{n}\right) + w_{1}{'}w_{2}w_{3}.f\left(0,1,0,...,w_{n}\right) + w_{1}{'}w_{2}w_{3}.f\left(0,1,0,...,w_{n}\right) + w_{1}{'}w_{2}w_{3}.f\left(0,1,0,...,w_{n}\right) + w_{1}w_{2}{'}w_{3}.f\left(1,0,0,...,w_{n}\right) + w_{1}w_{2}{'}w_{3}.f\left(1,1,0,...,w_{n}\right) + w_{1}w_{2}w_{3}.f\left(1,1,1,...,w_{n}\right) \end{split}$$

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN Shannon's Single-Variable Expansion


□ Example: implement the same function with 2-to-1 multiplexer

$$f(w_1, w_2, w_3) = w_1'w_3' + w_1w_2 + w_1w_3$$

 \square Expansion with w_1 yields:

$$f(w_1, w_2, w_3) = w_1' f(0, w_2, w_3) + w_1 f(1, w_2, w_3)$$

= $w_1' w_3' + w_1 (w_2 + w_3)$




VOLKAN KURSUN Bilkent University

Shannon's Multi-Variable Expansion

- Example: consider the following function $f(w_1, w_2, w_3) = w_1'w_3' + w_1w_2 + w_1w_3$
- □ Expansion with w_1 and w_2 for implementation with a 4-to-1 multiplexer:

 $f(w_1, w_2, w_3) = w_1'w_2'f(0, 0, w_3) + w_1'w_2f(0, 1, w_3) + w_1w_2'f(1, 0, w_3) + w_1w_2.f(1, 1, w_3) = w_1'w_2'w_3' + w_1'w_2w_3' + w_1w_2'w_3 + w_1w_21$



VOLKAN KURSUN

Bilkent University

3-Input Majority Function Revisited


□ Example: the three-variable majority function

$$f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3$$

We had expanded f with w₁ using Shannon's theorem:

$$f = w_1'(w_2w_3) + w_1(w_2+w_3)$$
 Let $g = w_2w_3$ and $h = w_2+w_3$

Let us expand g and h with w₂:



w_1	w_2	w_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Outline

- Multiplexers
- Synthesis Using Multiplexers
- Decoders
- Synthesis Using Decoders
- Encoders
- Code Converter Example
- Comparators

EEE 102 Introduction to Digital Circuit Design


Volkan Kursui

Bilkent University


Binary Decoder with Enable

- □ When Enable = 1, the decoder behaves as before
- □ When Enable = 0, all outputs are forced to 0: when the decoder is disabled, no output is asserted regardless of the values of warm and warm.

U	IE /	/aiut	5 UI	w ₀	anu	vv ₁
En	w_1	w_0	y_0	y_1	y_2	y_3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	O	1	0
1	1	1	0	0	0	1
0	X	X	0	0	0	O
					1	




EEE 102 Introduction to Digital Circuit Design



VOLKAN KURSUN

Binary Decoder


□ A binary number applied as input is decoded and the corresponding output is asserted. Only one output is asserted at a time (one-hot encoding) and the asserted output corresponds to the valuation of the binary input



VOLKAN KURSUN

Larger Decoders

□ n-to-2ⁿ decoder: a binary decoder with n inputs has 2ⁿ outputs



□ Large decoders can be built as an array of inverters and AND gates. Alternatively, larger decoders can be constructed from smaller

decoders.
EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN


Bilkent University

3-to-8 Decoder

□ Example: a 3-to-8 decoder built from two 2-to-4 decoders where the w₂ input drives the enable inputs of the two decoders

 \square w₂ = 0 and enable = 1, upper decoder is enabled while the lower decoder is disabled

 \square w₂ = 1 and enable = 1, upper decoder is disabled while the



VOLKAN KURSUN

Outline

Multiplexers

- Synthesis Using Multiplexers
- Decoders
- Synthesis Using Decoders
- Encoders
- Code Converter Example
- Comparators

EEE 102 Introduction to Digital Circuit Design


Bilkent University

VOLKAN KURSUN

Bilkent University

Synthesis Using Decoders

□**Any logic function** with n-inputs can be implemented using an n-to-2ⁿ decoder and OR gates (OR the



EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

■ Example: a 4-to-16 decoder built from five 2-to-4 decoders where the first decoder drives the enable inputs of the four decoders in the

VOLKAN KURSUN

second stage

- $w_3 w_2 = 0b00$ and en = 1, deco-0 is enabled while the other decoders in the second stage are disabled
- $w_3 w_2 = 0b01$ and en = 1, deco-1 is w_2 enabled while the other decoders in the second stage are disabled
- $w_3 w_2 = 0b10$ and en = 1, deco-2 is enabled while the other decoders in the second stage are disabled
- \square $w_3w_2 = 0b11$ and en = 1, deco-3 is enabled while the other decoders in the second stage are disabled
- □ en = 0, all decoders are disabled and all outputs are forced to 0

EEE 102 Introduction to Digital Circuit Design

4-to-16 Decoder Tree y_2 *y*₃ deco-1 *y*5 En w_1 deco-2 *y*₈ En *y*9 *y*₁₀ *y*₁₁ deco-3 y_{12} y_{13} *y*₁₄ y_{15}

Synthesis Using Decoders Bilkent University


□ Example: 3-input full adder designed with a 3-to-8 decoder and two OR gates
¬

c_i a _i b _i	c_{i+1}	s_i	$s_i = \sum_{i=1}^{n} m(1,2,4,7)$
0 0 0	0	0	$c_{i+1} = \sum_{i=1}^{n} m(3,5,6,7)$
0 0 1	0	1	b, wo yo
0 1 0	0	1	a + 4 y + 5
0 1 1	1	0	$c_i + w_2 + w_2$
1 0 0	0	1	9 1
1 0 1	1	0	94
1 1 0	1	0	y. 7
1 1 1	1	1	1 16 92
EEE 102 Introduction to Dig	ital Circuit Design	•	VOLKAN KURSUN

Decoders Act As Demultiplexers Notice of the control of the contr


- □ Demultiplexer does the opposite of a multiplexer: places the data from a single input channel onto one of multiple output channels
- Example: a 2-to-4 decoder can be used as a 1-to-4 demultiplexer. The <u>enable input of the decoder serves</u> as the data input of the demultiplexer. The actual data inputs w_1 and w_0 of the decoder serve as the select signals for the demultiplexer. The valuation of w_1w_0 determines which of the four outputs the enable signal is transferred to when en = 1. Alternatively, when en = 0, all outputs are 0

En	w_1	w_0	y_0	y_1	y_2	y_3
1	0	0	1	O	0	0
1	0	1	O	1	0	O
1	1	0	O	0	1	O
1	1	1	0	0	O	1
0	X	X	0	0	0	O
EEE 102	Introduci	tion to Digit	tal Circuit D	esign		



VOLKAN KURSUN
4-to-1 Multiplexer Using a Decoder

- □ The one-hot encoded outputs of a decoder can be used to select among the input channels of a multiplexer
- □ En = 1, the circuit behaves as a 4-to-1 multiplexer



VOLKAN KURSUN

Outline

Multiplexers

- Synthesis Using Multiplexers
- Decoders
- Synthesis Using Decoders
- Encoders
- Code Converter Example
- Comparators

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Bilkent University

- Binary Encoders

 2ⁿ-to-n encoder: performs the opposite function of a decoder. Encodes information from 2ⁿ inputs into an n-bit code
- □ Only one input is supposed to have a value of 1 and the **outputs present the binary number** that identifies which input is asserted

$w_3 \ w_2 \ w_1 \ w_0$	y_1 y_0	$\left(\begin{array}{c} - \\ w_0 \end{array}\right)$
$egin{array}{cccccccccccccccccccccccccccccccccccc$	0 0 0 1 1 0	$ \begin{array}{c c} & & & & & & & & & \\ 2^n & & & & & & & & \\ & & \vdots & & & & \vdots & & \\ & & & & & \vdots & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & $
I U U EEE 102 Introduction to Digital Circuit De	I I sign	VOLKAN KURSUN

What Are Encoders Used For?

- □ Practical use: more **economical** (**2**ⁿ**-to-n compaction**) transmission of information in digital systems
- □ Encoders are used to reduce the number of bits to represent information: encoding the information allows the transmission link to be built with fewer wires
- □Encoding also **reduces the needed** memory capacity for storing information: fewer bits are stored

4-to-2 Binary Encoder

□ Encodes information from 4 inputs into a 2-bit code: output y₁ is 1 when w₃ or w₂ is 1 and output y_0 is 1 when w_1 or w_3 is 1. Therefore, the outputs can be generated with two OR gates.

w_3	w_2	w_1	w_0	y_1	y_0	w_0 Circuit
0	0	0	1	0	0	$w_1 \longrightarrow y_0$
0	0	1	0	0	l	w_2
0	1	0	0	1	0	V.
1 EEE 102	0 Introducti	O on to Dig	Oital Circuit Des	1 sign	1	W ₃ Volkan kursun

VOLKAN KURSUN

- Priority Encoder

 □ Each input has a priority level associated with it and the encoder output indicates the active input with the highest priority
- □ When an input with higher priority is asserted, the other inputs with lower priority are ignored
- \square Example: 4-to-2 priority encoder where w_3 has the highest priority and w_0 has the lowest priority. The outputs y_1 and y_0 represent the binary number that corresponds to the highest **priority input set to 1**. A third output z is provided to check if at least one input is asserted. If at least one of the inputs is 1, z = 1. If none of the inputs is 1 (all inputs are 0), z = 0

Bilkent University VOLKAN KURSUN


4-to-2 Priority EncoderExample: 4-to-2 priority encoder where w₃ has the highest priority and w₀ has the lowest priority

w_3	w_2	w_1	w_0	y_1	y_0	Z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

□ Define a set of intermediate signals i₀, i₁, i₂, and i₃ $i_0 = W_3'W_2'W_1'W_0$, $i_1 = W_3'W_2'W_1$, $i_2 = W_3'W_2$, $i_3 = W_3$ $y_0 = i_1 + i_3$, $y_1 = i_2 + i_3$, $z = i_0 + i_1 + i_2 + i_3$

VOLKAN KURSUN Bilkent University Hexadecimal Display

□ Design a decoder to display hexadecimal digits that correspond to 4-bit binary inputs on a 7 w_2 w_2 w_1 w_0 a b c d e f g



(b) 7-segment display

(a) Code converter

EEE 102 Introduction to Digital Circuit Design

0										
U	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	1	1	1	0	1	1	1
1	0	1	1	0	0	1	1	1	1	1
1	1	0	0	1	0	0	1	1	1	0
1	1	0	1	0	1	1	1	1	0	1
1	1	1	0	1	0	0	1	1	1	1
1	1	1	1	1	0	0	0	1	1	1
	0 0 0 0 0 0 0 1 1 1 1 1 1	0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1	0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 1 1 1 0	0 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 1 1	0 0 1 0 1 0 0 1 1 1 0 1 0 0 0 0 1 0 1 1 0 1 1 0 1 1 0 0 0 1 1 0 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 0 1 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 1 <td>0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 0 1 0 1 0 1 0 1</td> <td>0 0 1 0 1 1 0 0 0 1 1 1 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1<!--</td--><td>0 0 1 0 1 1 0 1 0 0 1 1 1 1 1 1 1 0 1 0 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 0 1<td>0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1</td><td>0 0 1 0 1 1 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td></td></td>	0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 0 1 0 1 0 1 0 1	0 0 1 0 1 1 0 0 0 1 1 1 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1 </td <td>0 0 1 0 1 1 0 1 0 0 1 1 1 1 1 1 1 0 1 0 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 0 1<td>0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1</td><td>0 0 1 0 1 1 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td></td>	0 0 1 0 1 1 0 1 0 0 1 1 1 1 1 1 1 0 1 0 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 0 1 <td>0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1</td> <td>0 0 1 0 1 1 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td>	0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1	0 0 1 0 1 1 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0

VOLKAN KURSUN

Outline

Multiplexers

- Synthesis Using Multiplexers
- Decoders
- Synthesis Using Decoders
- Encoders
- Code Converter Example
- Comparators

EEE 102 Introduction to Digital Circuit Design

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

VOLKAN KURSUN

```
VOLKAN KURSUN
Hexadecimal Display VHDL
```

```
USE ieee.std_logic_1164.all;
ENTITY seg7 IS
                        STD_LOGIC_VECTOR(3 DOWNTO 0):
            leds : OUT STD_LOGIC_VECTOR(1 TO 7));
END seg7;
ARCHITECTURE Behavior OF seg7 IS
BEGIN
    PROCESS (hex)
                         Association operator
    BEGIN
         CASE hex IS
                                           abcdefg
             WHEN "0000"
                              => leds <= "1111110"
             WHEN "0001"
                              => leds <= "0110000"
                              => leds <= "1101101"
             WHEN "0010"
                              => leds <= "1111001"
             WHEN "0011"
             WHEN "0100"
                              => leds <= "0110011
             WHEN "0101"
                              => leds <= "1011011
             WHEN "0110"
                              => leds <= "1011111
             WHEN "0111"
                              => leds <= "1110000"
                              => leds <= "11111111
             WHEN "1000"
             WHEN "1001"
                              => leds <= "1111011
                              => leds <= "1110111
                              => leds <= "1001110
                              => leds <= "0111101"
                              => leds <= "1001111"
    END PROCESS: Case statement must include a WHEN clause for all possible valuations of
                     the select signal: OTHERS keyword covers all remaining valuations
```

Outline


- Multiplexers
- Synthesis Using Multiplexers
- Decoders
- Synthesis Using Decoders
- Encoders
- Code Converter Example
- Comparators

EEE 102 Introduction to Digital Circuit Design

4-Bit Unsigned Comparator

AeqB = $i_3i_2i_1i_0$, AgtB = $a_3b_3' + i_3a_2b_2' + i_3i_2a_1b_1' + i_3i_2i_1a_0b_0'$

AltB = (AeqB + AgtB)' = AeqB'AgtB'



Unsigned Comparator

- □ Compare the values of two unsigned binary numbers
- □ Example: design a 4-bit comparator to compare the values of two unsigned inputs $A = a_3a_2a_1a_0$ and $B = b_3b_2b_1b_0$
- Define intermediate signals i_0 , i_1 , i_2 , and i_3 to determine if the corresponding bit positions are equal: $a_0 \oplus b_0$, $a_1 = a_1 \oplus b_1$, $a_2 = a_2 \oplus b_2$, $a_3 \oplus b_3$
- \square AeqB = $i_3i_2i_1i_0$

EEE 102 Introduction to Digital Circuit Design

- \Box AgtB = $a_3b_3' + i_3a_2b_2' + i_3i_2a_1b_1' + i_3i_2i_1a_0b_0'$
- □ AltB = (AeqB + AgtB)' = AeqB'AgtB'
 EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

VOLKAN KURSUN

VOLKAN KURSUN 4-Bit Comparator Bilkent University

Use the negative and zero flags and Cout of a subtractor:

