

## Chapter 5

### Binary unsigned numbers

$$B = b_{n-1} b_{n-2} \dots b_1 b_0 \quad b_i \in \{0, 1\}$$

$$V(B) = b_{n-1} \times 2^{n-1} + b_{n-2} \times 2^{n-2} + \dots + b_1 \times 2 + b_0 \quad \text{binary to decimal}$$

Decimal to binary:  $30_{10} = ?_2$

|             | quotient | remainder |
|-------------|----------|-----------|
| $30 \div 2$ | 15       | 0         |
| $15 \div 2$ | 7        | 1         |
| $7 \div 2$  | 3        | 1         |
| $3 \div 2$  | 1        | 1         |
| $1 \div 2$  | 0        | 1         |

=  $11110_2$

### Unsigned addition

$$0_2 + 0_2 = 0_2$$

$$0_2 + 1_2 = 1_2 + 0_2 = 1_2$$


$$1_2 + 1_2 = 10_2 \quad (\text{need 2 bits})$$

2 inputs 2 outputs


$$\begin{array}{r} \text{1 carry} \\ 12 \\ + 18 \\ \hline 30 \end{array}$$

### Adding two 1 bit numbers

| x | y | carry c | sum s |
|---|---|---------|-------|
| 0 | 0 | 0       | 0     |
| 0 | 1 | 0       | 1     |
| 1 | 0 | 0       | 1     |
| 1 | 1 | 1       | 0     |



half adder (HA)





$c_2 c_1 c_0 \leftarrow \text{carry in}$

Adding three 1 bit numbers

inputs outputs

| $x_i$ | $y_i$ | $c_i$ | $S_i$ | $c_{i+1}$ |
|-------|-------|-------|-------|-----------|
| 0     | 0     | 0     | 0     | 0         |
| 0     | 0     | 1     | 1     | 0         |
| 0     | 1     | 0     | 1     | 0         |
| 0     | 1     | 1     | 0     | 1         |
| 1     | 0     | 0     | 1     | 0         |
| 1     | 0     | 1     | 0     | 1         |
| 1     | 1     | 0     | 0     | 1         |
| 1     | 1     | 1     | 1     | 1         |



1 1 0 0  
 6 0 1 1 0  
 1 0 0 1 0  
 8 1 0 0 0 sum  
 0 1 1 0 ← carry out

K-MAP

chessboard pattern  $\Rightarrow$  no simplification

|                          |   |       |    |    |    |
|--------------------------|---|-------|----|----|----|
|                          |   | $S_i$ |    |    |    |
|                          |   | $x_i$ |    |    |    |
| $c_i \backslash x_i y_i$ | 0 | 00    | 01 | 11 | 10 |
|                          | 1 | 01    | 10 | 11 | 00 |
|                          |   | 0     | 1  | 1  | 0  |

$$S_i = m_1 + m_2 + m_3 + m_4$$

$$S_i = \bar{x}_i \bar{y}_i c_i + \bar{x}_i y_i \bar{c}_i + x_i y_i c_i + x_i \bar{y}_i \bar{c}_i$$

$$= (x_i \oplus y_i) \oplus c_i = x_i \oplus y_i \oplus c_i$$

$$= (x_i \bar{y}_i + \bar{x}_i y_i) \oplus c_i$$

$$= (x_i \bar{y}_i + \bar{x}_i y_i) \bar{c}_i + (x_i \bar{y}_i + \bar{x}_i y_i) c_i$$

$$= x_i \bar{y}_i \bar{c}_i + \bar{x}_i y_i \bar{c}_i + x_i y_i c_i + \bar{x}_i \bar{y}_i c_i$$

|                          |   |           |    |    |    |
|--------------------------|---|-----------|----|----|----|
|                          |   | $c_{i+1}$ |    |    |    |
|                          |   | $x_i y_i$ |    |    |    |
| $c_i \backslash x_i y_i$ | 0 | 00        | 01 | 11 | 10 |
|                          | 1 | 01        | 10 | 11 | 00 |
|                          |   | 0         | 1  | 1  | 0  |

minimal SOP

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$= x_i y_i + (x_i \oplus y_i) \cdot c_i \quad (\text{not minimal SOP})$$

Alternative to  $c_{i+1}$

|    |    |    |    |
|----|----|----|----|
| 00 | 01 | 11 | 10 |
| 0  |    | 1  |    |
| 1  |    | 1  |    |

 $+$ 

|    |    |    |    |
|----|----|----|----|
| 00 | 01 | 11 | 10 |
| 0  | 1  |    | 1  |
| 1  | 1  |    | 1  |

 $\cdot$ 


|    |    |    |    |
|----|----|----|----|
| 00 | 01 | 11 | 10 |
| 0  |    |    |    |
| 1  | 1  | 1  | 1  |

$x_i y_i$


$x_i \oplus y_i$

$c_i$


$$C_{i+1} = x_i y_i + (x_i \oplus y_i) \cdot C_i$$



Unsigned addition (4-bit example)



4-bit adder




$$\begin{array}{r} 0011 \\ + 1001 \\ \hline 01100 \end{array}$$

$$\begin{array}{r} 1111 \\ + 0010 \\ \hline 10001 \end{array}$$

overflow

overflow detector =  $c_{out}$




Symbol of 4-bit adder

range of 4-bit unsigned : 0-15 , 0 to  $2^4 - 1$

## 8-bit adder

4 bits = nibble



## Signed numbers: two's complement

$n$ -bits to represent negative and positive numbers.

example:  $n=4$


MSB = sign bit

two's complement

$\Rightarrow$  complement of  $c$  number v.r.t.  $2^n$

$$2^4 = 10000$$

$$\begin{array}{r} 2 \quad 0010 \\ + -2 \quad 1110 \\ \hline 10000 = 2^4 \end{array}$$



range of representable numbers:  $-8$  to  $7$

range of representable numbers (with  $n$ -bits):  $-2^{n-1}$  to  $2^{n-1}-1$

range of representable numbers (with  $n$ -bits, unsigned):  $0$  to  $2^n - 1$

## Two's complement addition

$$\begin{array}{r}
 \text{Cin} \quad 000 \\
 \quad 1110 \quad (-2) \\
 + 0001 \quad (+1) \\
 \hline
 \text{Sum} \quad 1111 \quad (-1) \checkmark \\
 \text{Car} \quad 0000
 \end{array}$$

\* hardware for addition in two's complement is the same as that of unsigned

## Finding two's complement of a negative number

$-6_{10}$  in 4-bit representation

$$\begin{array}{r}
 6_{10} = 0110 \\
 + -6_{10} \quad \text{xxxx} \\
 \hline
 0_{10} \quad 0000
 \end{array}$$

$\Rightarrow$  bitwise complement: 1001  
add 1: 1010 =  $-6_{10}$

$$\begin{array}{r}
 6_{10} = 00110 \\
 \quad 11001 \\
 \hline
 \rightarrow 11010
 \end{array}$$

$-6_{10}$  in 5-bit?

$-10_{10}$  in 5-bit representation

$$\begin{array}{r}
 10_{10} = 01010 \\
 \text{bitwise complement} = 10101 \\
 \text{add } 1 = 10110 = -10_{10}
 \end{array}$$

$$\begin{array}{r}
 \text{Shortcut: } 01010 = 10_{10} \\
 \quad 10110 = -10_{10}
 \end{array}$$

complement copy from LSB until first 1.

$n=5$  bits  $10111$  convert to decimal?

$$= 1 \times (-2^4) + 0 \times (2^3) + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= -16 + 4 + 2 + 1 = -9$$

## Two's complement subtraction

$$A - B = A + (-B)$$

$$= A + \text{two's complement of } B$$

$$A + \text{bitwise complement of } B + 1$$

$$\begin{array}{r}
 011001011100 \\
 100110100100
 \end{array}$$

$n=12$

$n=4$  bits

$$\begin{array}{r} +4 \\ +3 \\ \hline \end{array} = \begin{array}{r} 0100 \\ -0011 \\ \hline \end{array}$$

$$\begin{array}{r} 0100 \\ 1100 \\ +1 \\ \hline 0001 = +1_{10} \end{array}$$



## Overflow

Happens when the result is not in the range of the number system.

sum of two positive numbers must be positive

sum of two negative numbers must be negative

$n=4$  bits

$5 + 7$


$$\begin{array}{r} 111 \\ 0101 \\ + 0111 \\ \hline \textcircled{1}100 \quad S \\ 0111 \quad C \end{array}$$

$4 + 5$

$$\begin{array}{r} 000 \\ 1000 \\ + 1001 \\ \hline \textcircled{0}001 \quad S \\ 1000 \quad C \end{array}$$

$-8 + -7$  overflow detector?

overflow when  $C_{at,n} \neq C_{at,n-1}$




| $a_4$ | $b_4$ | $s_4$ | $V$ |
|-------|-------|-------|-----|
| 0     | 0     | 0     | 0   |
| 0     | 0     | 1     | 1   |
| 0     | 1     | 0     | 0   |
| 0     | 1     | 1     | 0   |
| 1     | 0     | 0     | 0   |
| 1     | 0     | 1     | 0   |
| 1     | 1     | 0     | 1   |
| 1     | 1     | 1     | 0   |

$$V = M_1 + M_6$$

## 4-bit subtractor circuit




$A - B$



# 4-bit adder/subtractor circuit

$$\overline{\text{Add/Subtract}} = 0 \Rightarrow Y = A + B$$

$$\overline{\text{Add/Subtract}} = 1 \Rightarrow Y = A - B$$




```
library ieee;
use ieee.std_logic_signed.all
```

```
entity addnibble is
    port(a,b: in std_logic_vector(3 downto 0);
          y: out std_logic_vector(3 downto 0));
end addnibble;
```

```
architecture addarch of addnibble is
begin
    y <= a + b;
end addarch;
```

$i_3 i_2 i_1 i_0$   
 $y_3 y_2 y_1 y_0$   
 $\hookrightarrow$  addition operator in VHDL



$\hookrightarrow 4 \text{ bit odder}$