



6.1 Multiplexer




Cheapest way to construct 2-to-1 MUX?



requires 6 transistors

4 to 1 Multiplexer




$$\text{SOP of } f = \bar{s}_1 \bar{s}_0 w_0 + \bar{s}_1 s_0 w_1 + s_1 \bar{s}_0 w_2 + s_1 s_0 w_3$$

AND-OR implementation : 4 3-input AND, 1 4-input OR, 2 inverters

$$32 + 60 + 4 = 96 \text{ transistors}$$

4-to-1 MUX using AND, OR NOT gates: show as exercise

4-to-1 MUX " 2-to-1 MUXES






$6 \times 3 = 18$ transistors

can be reduced to

16

if 1 inverter is used to
get $\overline{s_0}$.

2x2 Crossbar Switch




Implementation of logic functions using multiplexers

$$f = w_1 \oplus w_2$$

w ₁	w ₂	f
0	0	0
0	1	1
1	0	1
1	1	0

4-to-1 MUX




logic levels 0 and 1 are available

2-to-1 MUX

simpler implementation?

w ₁	w ₂	f
0	0	0
0	1	1
1	0	1
1	1	0




complements of input variables are available


$$f = w_1 \oplus w_2 \oplus w_3$$

odd function

w_1	w_2	w_3	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1




$$f = \underbrace{(w_1 \oplus w_2)}_{\text{2-to-1 MUX}} \oplus w_3 = \underbrace{0 \oplus 1}_{\text{2-to-1 MUX}}$$



Exercise: $f(x,y,z) = \sum m(1,2,6,7)$



x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



* In general, any n -input function can be implemented by 2^{n-1} to 1 MUX.


$n-1$ inputs go to select inputs
1 input goes to data inputs

General form



2^n to 1 = 3 select bits

Design of 8 to 1 multiplexer in VHDL



s_2	s_1	s_0	f
0	0	0	w_0
0	0	1	w_1
0	1	0	w_2
0	1	1	w_3
1	0	0	w_4
1	0	1	w_5
1	1	0	w_6
1	1	1	w_7

$$f = \bar{s}_2 \bar{s}_1 \bar{s}_0 w_0 + \bar{s}_2 \bar{s}_1 s_0 w_1 + \bar{s}_2 s_1 \bar{s}_0 w_2 + \dots + s_2 s_1 s_0 w_7$$

```
entity mux8to1 is
    port(w: in std_logic_vector(7 downto 0);
          s: in std_logic_vector(2 downto 0);
          f: out std_logic);
end mux8to1;
```

architecture mux8to1_arch of mux8to1 is
begin

```

with s select
  f <= w(0) when "000",
      w(1) when "001",
      w(2) when "010",
      w(3) when "011",
      w(4) when "100",
      w(5) when "101",
      w(6) when "110",
      w(7) when others;
end mux8to1_arch;

```

s_2	s_1	s_0	f
0	0	0	w_0
0	0	1	w_1
0	1	0	w_2
0	1	1	w_3
1	0	0	w_4
1	0	1	w_5
1	1	0	w_6
1	1	1	w_7

end mux8to1_arch; ↳ all other values including 111.


Decoders

2-to-4 decoder

enable inputs

E	w_1	w_0	y_3	y_2	y_1	y_0
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

} one-hot



w_1	w_0	y_3	y_2	y_1	y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

(decoder without enable)

$$y_i = m_i \quad \text{minterm } i$$

a decoder produces minterms

$$\text{e.g. } y_0 = m_0 = \bar{w}_1 \bar{w}_0$$

$$y_0 = E \bar{w}_1 \bar{w}_0$$




$$y_1 = E \bar{w}_1 w_0$$


$$y_2 = E w_1 \bar{w}_0$$

$$y_3 = E w_1 w_0$$

4, 3-input AND gates, 2 inverters



3-to-8 Decoder





$E v_2 v_1 v_0$	$y_7 y_6$	$y_5 y_4$	$y_3 y_2$	$y_1 y_0$
0 x x x	0 0	- -	0 0	
1 0 0 0	0 0	- -	0 0	
1 0 0 1	0 0	- -	1 0	
1 0 1 0	0 1	- -	0 0	
1 1 1 1	1 0	- -	0 0	


are-hot



Exercise: build 4-to-16 decoder using only 2-to-4 decoders

inputs: $E w_3 w_2 w_1 w_0$



outputs: $y_{15} y_{14} \dots y_0$




Implementing logic functions using decoders

Example: full adder

x_i	y_i	c_i	s_i	c_{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



n-to- 2^n decoder



* Any n -input logic function can be implemented using n to 2^n decoders and OR gates

Uses of decoders:

memory
I/O
instruction decoding


Demultiplexers

1-to-4 demux


inputs: w, s_1, s_0 select inputs

s_1	s_0	y_3	y_2	y_1	y_0
0	0	0	0	0	w
0	1	0	0	w	0
1	0	0	w	0	0
1	1	w	0	0	0

2-to-4 decoder with enable



1-to- 2^n demultiplexer = n -to- 2^n decoder with enable



Encoders

4-to-2 encoder


w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

one-hot



all other inputs never happen

$$y_0 = w_1 + w_3$$

$$y_1 = w_2 + w_3$$



2^n to n encoder



Priority encoders

no longer a don't care
 0110 } violates the truth table
 $y_0 = 1$

4-to-2 priority encoder

$$y_0 = w_1 + v_3$$

$$y_1 = v_2 + v_3 \quad \rightarrow \text{this does not work}$$

w_3	w_2	w_1	w_0	y_1	y_0	z
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

intermediate output

w_3	w_2	w_1	w_0	i_3	i_2	i_1	i_0	y_1	y_0	z
0	0	0	0	0	0	0	0	X	X	0
0	0	0	1	0	0	0	1	0	0	1
0	0	1	X	0	0	1	0	0	1	1
0	1	X	X	0	1	0	0	1	0	1
1	X	X	X	1	0	0	0	1	1	1

just 4-to-2 encoder


$$z = i_0 + i_1 + i_2 + i_3 \quad \text{or} \\ v_0 + v_1 + v_2 + v_3 \quad \text{or} \\ \text{not } y_0 + y_1 \\ y_1 = i_2 + i_3 \\ y_0 = i_1 + i_3$$

$$i_3 = w_3 \\ i_2 = \overline{w_3} \cdot w_2$$

$$i_1 = \overline{w_3} \cdot \overline{w_2} \cdot w_1$$

$$i_0 = \overline{w_3} \cdot \overline{w_2} \cdot \overline{w_1} \cdot w_0$$

no need to implement this



Comparators (Unsigned) \rightarrow non-negative numbers

4-bit comparator

Inputs: $A = A_3 A_2 A_1 A_0$ $B = B_3 B_2 B_1 B_0$




Output: $AeqB = 1$ if $A=B$
 0 if $A \neq B$

a	b	$a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0

$$I_k = A_k \oplus B_k$$

$$AeqB = I_1 \cdot I_2 \cdot I_3 \cdot I_4$$

can be implemented using 2-to-1 MUX




Can also be used to check if two numbers A & B are equal in two's complement representation

8-bit comparator from 4-bit comparator


Inputs: A, B (8 bit)

Output: $AeqB = 1$ if $A=B$
 0 if $A \neq B$



$$AeqB = (AeqB)_{MSN} \cdot (AeqB)_{LSN}$$

\uparrow most significant nibble \uparrow least significant nibble



does not work for two's complement

2-bit A > B (unsigned)


Inputs : $A = A_1 A_0$ $B = B_1 B_0$

Output : $AgtB = 1$ if $A > B$
 0 if $A \leq B$

$$AgtB_2 = A_1 \bar{B}_1 + (A_1 \odot B_1) A_0 \bar{B}_0$$

$$\begin{aligned} 3\text{-bit } A > B : AgtB_3 &= A_2 \bar{B}_2 + (A_2 \odot B_2) A_1 \bar{B}_1 + (A_2 \odot B_2) (A_1 \odot B_1) A_0 \bar{B}_0 \\ &= A_2 \bar{B}_2 + (A_2 \odot B_2) AgtB_2 \end{aligned}$$



Exercise: 2-bit $A < B$ (output: $AltB$)



8-bit A > B using (A > B)_4 and (A = B)_4


Inputs : A, B (8 bits)

Output : $AgtB = 1$ if $A > B$
 0 if $A \leq B$



$$AgtB = (AgtB)_4 + (AeqB)_4 \cdot (AgtB)_4$$

$$(AeqB)_4$$



↖
 012
 ↗

