VOLKAN KURSUN Bilkent University

Synchronous Sequential Circuits - Part I

VOLKAN KURSUN

Some material from McGraw Hill

EEE 102 Introduction to Digital Circuit Design


VOLKAN KURSUN

Bilkent University

VOLKAN KURSUN

Sequential Circuits

- □ <u>Sequential circuit</u>: the outputs depend on the past behavior of the circuit and the present values of the inputs
- <u>Synchronous</u> sequential circuit: <u>flip-flops are used</u> to implement the state and <u>a clock signal</u> is used to control the operation of the sequential circuit



sitv

VOLKAN KURSUN

Outline

Finite State Machines

- Moore State Model
- State Assignment
- Mealy State Model

EEE 102 Introduction to Digital Circuit Design


VOLKAN KURSUN

Bilkent University

VOLKAN KURSUN


Synchronous Sequential Circuits

- □ <u>Sequential circuit state</u>: the <u>stored bits (Q) in</u> <u>the flip-flops</u> are referred to as the state
- □ Synchronized with an edge of a clock signal, the flip-flops change their state as determined by the combinational circuit that feeds the inputs to these flip-flops




Synchronous Sequential Circuits

- □ Only one transition from one state to another can occur during a clock cycle since the flipflops are edge triggered
- ☐ The combinational circuit that provides the inputs to the flip-flops has two sources: the primary inputs (W) and the present state of the flip-flops (Q)



VOLKAN KURSUN Two Types of State Machines


- ☐ The outputs of the sequential circuit are produced by another combinational circuit
- 1) **Moore Machine**: the outputs depend only on the state of the circuit (the red line does NOT exist)
- **Mealy Machine**: the outputs depend on both the state and the primary inputs (the red line exists)



VOLKAN KURSUN

Synchronous Sequential Circuits

- ☐ The changes in state depend on both the present state (Q) and the primary inputs (W)
- □ Sequential circuits are also called **finite state** machines: behavior of a sequential circuit is represented with a finite number of states



VOLKAN KURSUN

Outline

Bilkent University

- Finite State Machines
- Moore State Model
- State Assignment
- Mealy State Model

EEE 102 Introduction to Digital Circuit Design

Moore Machine Example


- □ A <u>vehicle decelerator</u>: a binary signal w indicates if the speed is within limit. If w = 1 during two consecutive measurements, a control signal z is asserted to decelerate the car
- □ Assumptions:
- 1) The circuit has one input w and one output z
- All changes occur with the positive edges of the clock signal
- 3) If during two immediately preceding clock cycles the input w was 1, the output z = 1. Otherwise, z = 0

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Moore Machine State Diagram

□ 3 states are sufficient to describe the behavior of this machine: states are depicted as A, B, C



VOLKAN KURSUN Bilkent University

Moore Machine Input-Output Sequences

□ Sequences of input and output signals:

- □ <u>Step-1</u>: determine <u>the number of states</u> and the transitions between states
- □ A state diagram helps to visualize the operation of the state machine
- □ Begin with an initial state: this is the state that the circuit should enter when power is first turned on or when reset

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Moore Machine State Table

- State table: all transitions from each present state to the next state for different values of the inputs are listed
- □ Reset is not listed in the table: the first state in the table is implied to be the initial state

Present	Next	state	Output
state	w = 0	w = 1	Z
A	A	В	0
В	A	\mathbf{C}	O
C	A	\mathbf{C}	1

EEE 102 Introduction to Digital Circuit Design

Moore Machine State Assignment

- □ **State assignment**: the states are listed with letters A, B, and C in the state table
- □ For logic circuit implementation, each state is represented with a binary number which is composed of state variables
- □ Each state variable is implemented with a flip-flop
- □ To represent 3 states, 2 state variables are sufficient: y₁ and y₂
- □ The state variables are represented with flip-flops

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Bilkent University

Moore Machine State Assigned Table

- □ State-assigned table (truth table for the state machine): assign specific binary numbers to each state
- □ One assignment (there are other assignment possibilities too):

State A is assigned 0b00, state B is assigned 0b01, and state C is assigned 0b10


	Present	Next s		
	state	w = 0 $w = 1$		Output
	^y 2 ^y 1	Y_2Y_1	Y_2Y_1	z
Α	00	00	01	О
В	01	00	10	О
C	10	00	10	1
	11	dd	dd	d

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Bilkent University Moore Machine Structure

- □ The circuit structure of the finite state machine:
- □ Y1. Y2: next state variables
- □ y1, y2: present state variables




VOLKAN KURSUN

Moore Machine Combinational Circuits

- □ Use 2 D flip-flops to hold the present state variables y1 and y2
- □ Derive the logic expressions for the next state and output functions (design the combinational circuits that produce the next state and outputs)


	Present	Next s		
	state	w = 0 $w = 1$		Output
	^y 2 ^y 1	Y_2Y_1 Y_2Y_1		z
A	00	00	01	О
\mathbf{B}	01	00	10	О
\mathbf{C}	10	00	10	1
	11	dd	dd	d
EEE 102 Intro	duction to Digital Circuit Desig	n		VOLKAN KURSUN



Moore Machine Circuit **VOLKAN KURSUN**


☐ The circuit implementation is:

$$Y_1 = wy_1'y_2', Y_2 = w(y_1 + y_2), z = y_2$$



VOLKAN KURSUN Moore Machine Output Logic

□ In a Moore machine, the output is a function of only the present state variables v1 and v2:



	Present	Next s		
	state	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		Output
	<i>y</i> 2 ^{<i>y</i>} 1			z
A	00	00	01	О
В	01	00	10	О
C	10	00	10	1
	11	dd	dd	d
102 Intro	duction to Digital Circuit Desig	n		VOLKAN KURSUN

EEE 102 Introduction to Digital Circuit Design

PORT (Clock, Resetn, w

VOLKAN KURSUN Moore Machine VHDL 1 LIBRARY ieee: 2 USE ieee.std logic 1164.all; ENTITY simple IS

: OUT STD LOGIC);

ARCHITECTURE Behavior OF simple IS TYPE State_type IS (A, B, C); User defined signal TYPE with 3 possible values: A, B, or C SIGNAL y : State_type ; 10 BEGIN v signal represents the flip-flops that hold the state PROCESS (Resetn, Clock) 12 IF Resetn = '0' THEN ELSIF (Clock'EVENT AND Clock = '1') THEN CASE y IS WHEN A => IF w = '0' THEN 21 WHEN B => IF w = '0' THEN $y \leq C$; END IF: 29 WHEN C =>

IF w = '0' THEN

END IF;


END CASE;

The number of flip-flops that hold the state is not specified in the code: the synthesis tool assigns the states and chooses an appropriate number of flip-flops

Sensitivity list: the signals that can cause the process to change y. Resetn and Clock are the only two signals that can cause v to change

The input w is NOT included in the sensitivity list since a change in w can NOT affect y until a change occurs in the Clock signal that may trigger a state change

If the machine is in state C, the output z must be asserted. z <= '1' WHEN y = C ELSE '0'; Otherwise, the output z must be 0. MOORE machine EEE 102 Introduction to Digital Circuit Design VOLKAN KURSUN



VOLKAN KURSUN
Sequential Circuit Design Steps

1. Obtain the **specification** of the desired circuit

- 2. Derive a state diagram
- 3. Derive the corresponding **state table**
- 4. Reduce the number of states if possible
- 5. Decide on the <u>number of state</u> variables
- 6. Choose the **type of flip-flops** to be used
- 7. Derive the logic expressions needed to implement the circuit asynchronous reset as a synchronous reset as a sync

```
VOLKAN KURSUN
                                                                     Bilkent University
            oore Machine VHDL-2
                                         Alternative code for the
   TYPE State type IS (A, B, C);
   SIGNAL y_present, y_next : State_type;
                                         state machine:
BEGIN
   PROCESS (w, y present)
                                  Signal y present corresponds to the current state
   BEGIN
                                 Signal y next corresponds to the next state
      CASE y_present IS
                                 y present and y next are of the user defined TYPE
          WHEN A =>
             IF w = '0' THEN
                y next \le A;
                                 The first PROCESS describes the combinational
             ELSE
                                  circuit that produces the next state y next
                v next \le B;
                                 The second PROCESS describes the flip-flops
             END IF;
          WHEN B =>
                                  that hold the present state y present
             IF w = '0' THEN
```

 $z \le '1' \text{ WHEN y present} = C \text{ ELSE '0'}$

FSM for Register Transfers

END Behavior;

□ Registers hold data for various operations in a computer system

 $v next \le A$;

 $y next \le C$;

 $v next \le A$:

 $y next \le C$;

IF w = '0' THEN

ELSE

WHEN C =>

END IF; END CASE:

END PROCESS; EEE 102 Introduction to Digital Circuit Design

END IF:

- □ Sometimes it is necessary to swap the contents of two registers: a third register to store temporary data is used for the swap operation
- □ Example: swap the contents of registers R1 and R2

Step 1: transfer the contents of R2 to a temporary register R3, R3 \leftarrow R2

Step 2: transfer the contents of R1 to R2, R2 ← R1


Step 3: transfer the contents of the temporary register R3 to R1, R1 \leftarrow R3

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN


Register Interconnection

- □ Registers in a computer system are interconnected via an interconnection network
- □ Control circuit (FSM) issues the control signals to swap the contents of R1 and R2 in response to an external signal w: w = 1, swap R1 and R2




VOLKAN KURSUN Bilkent University Register Swap Step 1

- □ Step 1: transfer the contents of R2 to a temporary register R3, R3 ← R2
- □ R2_{out} = 1: place the contents of R2 into the interconnection network
- □ R3_{in} = 1: data from the network loaded into R3




VOLKAN KURSUN Register Transfer Control

- □ Rk_{out} and Rk_{in} signals are produced by the control circuit
- □ Rk_{out} signal: causes the contents of register Rk to be placed into the interconnection network
- □ Rk_{in} signal: causes the data from the network to be loaded into Rk




VOLKAN KURSUN Bilkent University Register Swap Step 2

- □ Step 2: transfer the contents of R1 to R2, R2 ← R1
- \square R1_{out} = 1: place the contents of R1 into the interconnection network
- \square R2_{in} = 1: data from the network loaded into R2




Register Swap Step 3

- Step 3: transfer the contents of the temporary register
 R3 to R1, R1 ← R3
- □ R3_{out} = 1: place the contents of R3 into the interconnection network
- □ R1_{in} = 1: data from the network loaded into R1




Moore Machine Example-2

□ <u>Design the controller state machine for</u> swapping the contents of two registers:




Register Swap Done Bilkent University

□ After the swap operation, control circuit asserts the Done signal



Moore Machine State Diagram

□ The state diagram for the swap machine:



Moore Machine State Table

Present	Nex	t state	Outputs						
state	w = 0	w = 1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

- □ To distinguish these 4 states, 2 state variables are sufficient: y2 and y1
- □ One possible set of assignments for A, B, C, and D are: A = 0b00, B = 0b01, C = 0b10, D = 0b11

VOLKAN KURSUN **Moore Machine Output Logic**

	Present	Next	state	Outouts						
	state	w = 0	w = 1			(Outputs	1		
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
C	10	11	11	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1

□ Derive the output expressions: Moore machine

$$R1_{out} = R2_{in} = y_2y_1'$$

$$R1_{in} = R3_{out} = Done = y_2y_1$$

$$R2_{out} = R3_{in} = y_2'y_1$$

EEE 102 Introduction to Digital Circuit Design

outputs depend only on the present state variables VOLKAN KURSUN


VOLKAN KURSUN Bilkent University

Moore Machine State Assignments

☐ The state-assigned table is:

	Present	Next	state	Outputs						
	state	w = 0	w = 1				Outputs			
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
C	10	11	1 1	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1


□ Derive the next state expressions:




VOLKAN KURSUN Bilkent University **Moore Machine Circuit**

Next state expressions:

$$Y_1 = wy_1' + y_1'y_2$$



 $Y_1 = w\bar{y}_1 + \bar{y}_1y_2$



Finite State Machines

Outline

Moore State Model

- State Assignment
- Mealy State Model

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

VOLKAN KURSUN State Assignment

- □ Some state assignments may lead to simpler circuits than others
- □ Example: revisit the car decelerator design. Re-assign the states A, B, and C to 0b00, 0b01, and 0b11

	Present	Next		
	state	w = 0 $w = 1$		Output
	<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	Z
A	00	00	01	0
\mathbf{B}	01	00	11	О
\mathbf{C}	11	00	11	1
	10	dd	dd	d

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Bilkent University

VOLKAN KURSUN Next State and Output Logic

Y	$Y_2 = wy_1$								
\mathbf{y}_2	$y_1 \\ 00$	01	11	10					
0	0	0	0	d					
1	0	1	1	d					

Y	= W			
\mathbf{y}_2	00	01	11	10
0	0	0	0	d
1	1	1	1	d

z =	y ₂	
y_1	0	1
y_2	0	0
1	d	1
1		

Present	Next		
state	w = 0	Output	
<i>y</i> 2 <i>y</i> 1	$Y_2 Y_1$	$Y_2 Y_1$	Z
00	00	01	O
01	00	11	О
11	OO	11	1
10	dd	dd	d


EEE 102 Introduction to Digital Circuit Design


 \mathbf{B}

VOLKAN KURSUN

VOLKAN KURSUN Bilkent University State Assignments Comparison

□ Draw the circuit and compare to the first design:





VOLKAN KURSUN Bilkent University

State Assignment VHDL

□ It is possible to **specify the state assignments**

in VHDL code LIBRARY ieee:

USE ieee.std_logic_1164.all; **ENTITY simple IS** PORT (Clock, Resetn, w: IN STD LOGIC; :OUT STD LOGIC); END simple; ARCHITECTURE Behavior OF simple IS SIGNAL y_present, y_next: STD_LOGIC_VECTOR(1 DOWNTO 0); the state machine transitions back to the

CONSTANT A: STD LOGIC VECTOR(1 DOWNTO 0) := "00"; CONSTANT B: STD LOGIC VECTOR(1 DOWNTO 0) := "01"; CONSTANT C: STD LOGIC VECTOR(1 DOWNTO 0) := "11"; PROCESS (w, y_present) BEGIN CASE v present IS WHEN A =>IF w = '0' THEN y_next <= A; ELSE y next \leq B; END IF: IF w = '0' THEN v next $\leq A$; ELSE v next \leq C; END IF: WHEN C =>

IF w = '0' THEN y next $\leq A$;

ELSE v next <= C;

EEE 102 Introduction to Digital Circuit Design

The CASE statement must cover all clause is used to cover y present = 0b10. initial reset state A in case of such an error.

design, y next WHEN OTHERS => could be assigned $v next \le A$; END CASE; don't care WHEN END PROCESS: PROCESS (Clock, Resetn) IF Resetn = '0' THEN y present <= A;</pre> ELSIF (Clock'EVENT AND Clock = '1') THEN y present <= y next;</pre> END IF: END PROCESS: $z \le '1'$ WHEN y present = C ELSE '0'; END Behavior;

END IF;

v present is a 2-bit STD_LOGIC_VECTOR possible values of y present (note that the first process is for the next state logic which is a combinational circuit). WHEN OTHERS The state 0b10 would normally never happen. However, if it occurs due to noise.

> v present = 0b10: v next <= "- -"

> > **VOLKAN KURSUN**


In an alternative


VOLKAN KURSUN

State Assignment Example-2

	Present	Next	state	Outputs							
	state	w = 0	w = 1								
	y_2y_1	$Y_{2}Y_{1}$	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done	
A	00	0 0	01	0	0	0	0	0	0	0	
В	01	1 1	11	0	0	1	0	0	1	0	
C	11	10	10	1	0	0	1	0	0	0	
D	10	0 0	00	0	1	0	0	1	0	1	

□ Derive the next-state expressions:





VOLKAN KURSUN State Assignment Example-2

□Redesign the swap controller by reassigning the states: interchange the binary numbers assigned to states C and D

	Present state		tstate $w = 1$	Outputs								
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done		
A	00	00	01	0	0	0	0	0	0	0		
В	01	11	11	0	0	1	0	0	1	0		
C	11	10	10	1	0	0	1	0	0	0		
D	10	00	00	0	1	0	0	1	0	1		
EEE 1												

VOLKAN KURSUN

State Assignment Example-2

	Present	Nextstate									
	state	w = 0	w = 1	Outputs							
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done	
A	00	0 0	01	0	0	0	0	0	0	0	
В	01	1 1	11	0	0	1	0	0	1	0	
C	11	10	10	1	0	0	1	0	0	0	
D	10	0 0	00	0	1	0	0	1	0	1	

□ Derive the output expressions:

$$R1_{out} = R2_{in} = y_2y_1$$

$$R1_{in} = R3_{out} = Done = y_2y_1'$$

$$R2_{out} = R3_{in} = y_2'y_1$$

☐ The resulting circuit is simpler as compared to the first design based on a different state assignment

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN Bilkent University One-Hot Encoding

- □ In the previous examples, minimum number of flip-flops were used to represent the states
- □ An alternative state assignment method is to use as many state variables as there are states
- ☐ For each state, only one state variable is 1 (hot) while the other state variables are all 0s
- □ Goal: simplify the combinational circuits that produce the next state and outputs
- □ Simpler combinational circuits **may** lead to higher clock frequency
- □ Tradeoff: increased number of flip-flops

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Bilkent University One-Hot Encoding Example

□ Derive the next state expressions:

$$Y_1 = w'y_1 + y_4, Y_2 = wy_1, Y_3 = y_2, Y_4 = y_3$$

	Present	Next	Outento								
	state	w = 0	w = 1		Outputs						
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done	
A	0 001	0001	0010	0	0	0	0	0	0	0	
В	0 010	0100	0100	0	0	1	0	0	1	0	
C	0 100	1000	1000	1	0	0	1	0	0	0	
D	1 000	0001	0001	0	1	0	0	1	0	1	
EEE 10	EEE 102 Introduction to Digital Circuit Design										

VOLKAN KURSUN

One-Hot Encoding Example □ Revisit the swap controller design: for the 4 states,

use 4 state variables (treat the unused bit combinations as don't cares to simplify the logic circuits)

	Present	Nextstate								
	state	w = 0	w = 1	Outputs						
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
A	0 001	0001	0010	0	0	0	0	0	0	0
В	0 010	0100	0100	0	0	1	0	0	1	0
C	0 100	1000	1000	1	0	0	1	0	0	0
D	1 000	0001	0001	0	1	0	0	1	0	1

EEE 102 Introduction to Digital Circuit Design

One-Hot Encoding Example

□ Derive the output expressions:

$$R1_{out} = R2_{in} = y_3$$
, $R1_{in} = R3_{out} = Done = y_4$
 $R2_{out} = R3_{in} = y_2$

	Present	Next								
	state $w = 0$		w = 1	Outputs						
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
A	0 001	0001	0010	0	0	0	0	0	0	0
В	0 010	0100	0100	0	0	1	0	0	1	0
C	0 100	1000	1000	1	0	0	1	0	0	0
D	1 000	0001	0001	0	1	0	0	1	0	1

EEE 102 Introduction to Digital Circuit Design

3 Swap Controllers: Comparison

Design-1) Original design (minimum number of flip-flops):

Next state expressions:

$$Y_1 = wy_1' + y_1'y_2$$

 $Y_2 = y_1y_2' + y_1'y_2$

$$R1_{out} = R2_{in} = y_1'y_2$$

 $R1_{in} = R3_{out} = Done = y_1y_2$

Design-2) Simplified design with state reassignment (minimum number of flip-flops):

$$Y_1 = w\bar{y}_2 + y_1\bar{y}_2 \quad Y_2 = y_1$$

$$R1_{out} = R2_{in} = y_2y_1$$
, $R1_{in} = R3_{out} = Done = y_2y_1$ ', $R2_{out} = R3_{in} = y_2$ 'y₁

Design-3): with one-hot encoding

The **next state expressions**:

$$Y_1 = w'y_1 + y_4, Y_2 = wy_1, Y_3 = y_2, Y_4 = y_3$$

The **output expressions** with **one-hot encoding**:

$$R1_{out} = R2_{in} = y_3$$
, $R1_{in} = R3_{out} = Done = y_4$

$$R2_{out} = R3_{in} = y_2$$

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN **Bilkent University**

VOLKAN KURSUN

Outline

- Finite State Machines
- Moore State Model
- State Assignment
- Mealy State Model

VOLKAN KURSUN

One-Hot Encoding Observations ☐ The next state expressions with one-hot encoding:

$$Y_1 = w'y_1 + y_4, Y_2 = wy_1, Y_3 = y_2, Y_4 = y_3$$

□ The output expressions with one-hot encoding:

$$R1_{out} = R2_{in} = y_3$$
, $R1_{in} = R3_{out} = Done = y_4$

$$R2_{out} = R3_{in} = y_2$$

- □ These **output expressions are simpler** than the previous two designs that used minimum number of flip-flops for the state assignment
- □ However, the **number of flip-flops increased** from 2 to 4 with the one-hot state assignment

EEE 102 Introduction to Digital Circuit Design

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

VOLKAN KURSUN

Bilkent University Mealy State Model


Mealy-type machines: the outputs are generated

- based on both the present state of the circuit and the present values of the inputs
- □ Provides additional flexibility in the design of sequential circuits (number of states can be **reduced** but the circuit behavior also changes)
- □ Example: re-design the register swap controller as a Mealy-machine
- □ The **Mealy implementation** requires 3 states: although 2 flip-flops are still needed, the **control** signals are generated one cycle sooner than the Moore machine which requires 4 states

EEE 102 Introduction to Digital Circuit Design



□ Example: re-design the register swap controller as a Mealy-machine



State A serves as the Reset state The machine stays in state A as long as w = 0

A, R2out and R3in are asserted (these $w = 1/R2_{out} = 1$, $R3_{in} = 1$ assertions are not synchronized with the clock edge and these signals remain asserted until the beginning of the next clock cycle)

When w changes from 0 to 1 in state

w = 0w = 1 / $R1_{out} = 1$, $R2_{in} = 1$ In state B, R1out and R2in are asserted regardless of the value of w

$$w = 0$$

 $w = 1$ / $R3_{out} = 1$, $R1_{in} = 1$, $Done = 1$ Done are asserted regardless of the v

In state C, R3out, R1in, and regardless of the value of w

EEE 102 Introduction to Digital Circuit Design


Bilkent University

VOLKAN KURSUN

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN Mealy State Model Example

□ Implement the Mealy machine with one-hot encoding: A = 0b001, B = 0b010, and C = 0b100



Mealy State Model Example

□ Implement the Mealy machine with one-hot encoding: A = 0b001, B = 0b010, and C = 0b100

