
1. Find Vour and Iour in the following circuit. The internal resistances of the transistors associated with each input are as given.




INTERNAL RESISTANCES

$$R_{ION} = 200 \Omega \quad R_{IOFF} = 1 M\Omega$$

$$R_{ON} = 400 \Omega \quad R_{ONF} = 5 k\Omega$$

SOLUTION


Equivalent circuit:




$$V_{OUT} = \frac{3}{3 + \frac{1}{8}} \times 5 = 4.8 \text{ V}$$

$$I_{OUT} = \frac{5 - 4.8}{\frac{2}{15}} = 1.5 \text{ mA}$$

2. In the following circuit inverters have a 5 nsec propagation delay and the NAND gates 10 nsec. Plot the output waveform if A=0, B=1 and C changes from 1 to 0 oit t=0.






3. Obtain a minimal S.O.P representation (F_1) and a minimal P.O.S. representation (F_2) of

$$F(A,B,C) = \sum m(0,2,3) + \sum d(6,7)$$


Are F, and F2 equal? Explain.

SOLUTION



$$A=B=1 \Rightarrow F_1=1, F_2=0 \Rightarrow F_1 \neq F_2$$

- 4. Implement F = A + BC + B'C'
 - a) using a two-level NAND | NAND circuit plus inverters
 - b) using the following PAL



SOLUTION


a) C $A \longrightarrow D$ $A \longrightarrow D$

b) F = A + G, G = BC + B'C'Implementation above.

5. Draw the block diagram and write down the truth table of the circuit implemented by the following VHDL code.

library IEEE; use IEEE. std-logic. 1164. all; entity BOX is port (G: in STD-LOGIC; X: in STD-LOGIC_VECTOR (1 downto 0); Y: out STD-LOGIC_VECTOR (0 to 3)); end BOX; architecture ABOX of entity BOX is signal Z: STD-LOGIC-VECTOR (0 to 3); with X select Z = "1000" when "00", "0100" when "01", "0010" when "10". "0001" when "11", " 0000" when others; Y = Z when G= 11 else "DDDD"; end ABOX;

SOLUTION



G	X(I)	X(0)	10)	Y(1)	Y(2)	Y(3)
0	X	×	0	0	0	0
1	0	0	11	0	0	0
1	0	1	0	1	0	0
1	1	0	0	D	1	0
1	1:	1.	0	0	D	1
			4 4 4			