VOLKAN KURSUN Bilkent University

# Latches

# **VOLKAN KURSUN**

Some material from McGraw Hill

**EEE 102 Introduction to Digital Circuit Design** 

Bilkent University

#### VOLKAN KURSUN

### **Storage Elements**

- □ In combinational circuits, the value of each output depends solely on the present values of signals applied to the inputs
- □ In sequential circuits, the values of outputs depend not only on the present values of the inputs but also on the <u>past behavior</u> of the circuit (past inputs and outputs)
- Sequential circuits include storage

  elements that store the values of logic signals: the contents of storage elements

  represent the state of the circuit VOLKAN KURSUN

sitv

VOLKAN KURSUN

#### **Outline**

Bilkent University

- Storage Elements
- Basic Latch
- Gated SR Latch
- Gated D Latch

EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN

Bilkent University

#### VOLKAN KURSU

### **Sequence of States**

- □When the inputs change values, the new inputs either leave the circuit in the same state or cause the circuit to change to a new state
- □Over time, a circuit with storage elements moves through a <u>sequence of states</u> in response to the changes in the inputs: sequential circuits (state machines)

VOLKAN KURSUN

#### **Outline**

**Bilkent University** 

- Storage Elements
- Basic Latch
- Gated SR Latch
- Gated D Latch


EEE 102 Introduction to Digital Circuit Design

**VOLKAN KURSUN** 

**Bilkent University** 

### **VOLKAN KURSUN** Simple Memory Element Consists of a loop with two inverters (cross-coupled

- inverter pair)
- □ Circuit will maintain its state as long as the power supply is applied
- $\Box$  The circuit has two states (AB = 0b01 or AB = 0b10)
- ☐ The simple memory element does NOT provide the means to control these two states: circuit needs to be expanded to provide the capability to change state




EEE 102 Introduction to Digital Circuit Design

VOLKAN KURSUN **Bilkent University** 


# **Basic Latch**


□ A memory element built with two NOR gates: inputs Set and Reset provide the means to change state




#### VOLKAN KURSUN **Basic Latch**


□ When Set and Reset are both 0, the latch maintains its state









**Bilkent University** 







VOLKAN KURSUN **Outline** 

EEE 102 Introduction to Digital Circuit Design

**Bilkent University** 

- Storage Elements
- Basic Latch
- Gated SR Latch
- Gated D Latch

Basic Latch Timing Diagram (no change) R  $Q_a$  $Q_{h}$ EEE 102 Introduction to Digital Circuit Design


**Bilkent University** 

**Bilkent University** 

**VOLKAN KURSUN** 

### **Gated SR Latch**

- □ In the basic SR latch, the state changes occur anytime that the set and reset inputs change
- □ Add an enable signal that would allow controlling when the latch would respond to the changes in its set and reset inputs: when disabled, the changes in the set and reset signals would be ignored by the latch and the existing state would be maintained




EEE 102 Introduction to Digital Circuit Design

Gated SR Latch


Bilkent University

□ When <u>clk = 0</u>, the latch is disabled: the changes in the <u>set and reset signals</u> would be <u>ignored</u> by the latch and the <u>existing state</u> would be <u>maintained</u>




# VOLKAN KURSUN Gated SR Latch: Level-Sensitive

- □ When clk = 1, the latch is enabled:  $R_{int} = R$  and  $S_{int} = S$  and the latch behaves like the basic SR latch
- □ If S = 0 and R = 1, the latch is reset




# Gated SR Latch: Level-Sensitive

- $\square$  When clk = 1, the latch is enabled:  $R_{int}$  = R and  $S_{int}$  = S and the latch behaves like the basic SR latch
- □ If <u>S = R = 0</u>, the latch <u>maintains</u> its <u>state</u>



# VOLKAN KURSUN Gated SR Latch: Level-Sensitive


- □ When clk = 1, the latch is enabled:  $R_{int}$  = R and  $S_{int}$  = S and the latch behaves like the basic SR latch
- $\square$  If S = 1 and R = 0, the latch is set



Gated SR Latch: Level-Sensitive

□ When clk = 1, the latch is enabled:  $R_{int}$  = R and  $S_{int}$  = S and the latch behaves like the basic SR latch

 $\Box$  If S = 1 and R = 1, both outputs are 0



# SR Latch Oscillation


□Q and Q' oscillate between Q = Q' = 1 and

**Bilkent University** 

Q = Q' = 0


□ If the delays through the two NOR gates are identical, the oscillation will

continue indefinitely



SR Latch Oscillation Bilkent University

If S = R = 1, Q = Q' = 0. If S and R transition from 1 to 0 at the same time, Q and Q' oscillate between Q = Q' = 0 and Q = Q' = 1




### SR Latch Oscillation

**EEE 102 Introduction to Digital Circuit Design** 


□ Similarly, if Clk transitions from 1 to 0 while S = R = 1, Q and Q' oscillate between Q = Q' = 0 and Q = Q' = 1

**Bilkent University** 



SR Latch Uncertainty

- ☐ In a real circuit, the delays of the two NOR gates will be different and the latch will eventually settle down to one of its two stable states: however, the final state would be unknown (uncertain)
- □ If Delay<sub>NOR1</sub> < Delay<sub>NOR2</sub>: will stabilize to Q = 1 and Q' = 0
- □ Alternatively, if Delay<sub>NOR2</sub> < Delay<sub>NOR1</sub>: will stabilize to Q = 0 and Q' = 1





Clk	S	R	Q(t+1)
0	Х	Х	Q(t) (no change)
1	0	0	Q(t) Undefined if both R
1	0	1	() and S or Clk
1	1	0	transition to 0 afterwards
1	1	1	0

**Bilkent University** 

# VOLKAN KURSUN Gated SR Latch with NAND


□ S and R assignments have been reversed as compared to the AND-NOR implementation






# Gated SR Latch with NAND

□Clk = 0: maintains state




# Gated SR Latch with NAND

 $\square$ Clk = 1, S = 0, R = 0: <u>maintains state</u>




# Gated SR Latch with NAND

□Clk = 1, S = 0, R = 1: **reset** the latch




### Gated SR Latch with NAND

□Clk = 1, S = 1, R = 0: **set** the latch




# Gated SR Latch with NAND Bilkent Univers

 $\square$ Clk = 1, S = 1, R = 1: **Q = Q' = 1** 




NAND SR Latch Oscillations

□ If S and R transition from 1 to 0 at the same time, Q and Q' oscillate between  $\mathbf{Q} = \mathbf{Q}' = \mathbf{1}$  and  $\mathbf{Q} = \mathbf{Q}' = \mathbf{0}$ 




# NAND SR Latch Uncertainty

- □ In a real circuit, the delays of the two NAND gates will be different and the latch will eventually settle down to one of its two stable states (set or reset state): <a href="https://however.the.com/howe
- □ If  $Delay_{NAND1} < Delay_{NAND2}$ : will stabilize to Q = 0 and Q' = 1
- □ Alternatively, if Delay<sub>NAND2</sub> < Delay<sub>NAND1</sub>: will stabilize to Q = 1 and Q' = 0




# NAND SR Latch Oscillations

□ Similarly, if Clk transitions from 1 to 0 while S = R = 1, Q and Q' oscillate between Q = Q' = 1 and Q = Q' = 0



NAND SR Latch Uncertainty

- □ Similarly, if the delays of NAND3 and NAND4 gates are different, the latch will settle down to one of its two stable states (set or reset state): <a href="https://example.com/however.the-final-state-would-be-unknown">however.the-final-state-would-be-unknown (uncertain)</a>
- □ If Delay<sub>NAND3</sub> < Delay<sub>NAND4</sub>: will stabilize to Q = 0 and Q' = 1
- □ Alternatively, if Delay<sub>NAND4</sub> < Delay<sub>NAND3</sub>: will stabilize to Q = 1 and Q' = 0



VOLKAN KURSUN

**Outline** 

**Bilkent University** 

Storage Elements


- Basic Latch
- Gated SR Latch
- Gated D Latch

EEE 102 Introduction to Digital Circuit Design

#### **VOLKAN KURSUN**

#### **Gated D Latch**

- □ Since S = D and R = D', the troublesome situation where S = R = 1 cannot occur in a D latch: no output uncertainty in a D latch
- ☐ The output Q tracks the input D as long as Clk = 1 (latch is transparent when Clk = 1): level-sensitive behavior
- □ D latch stores the value of D shortly before the Clk transitions from 1 to 0
- □ When Clk = 0, the latch is opaque and maintains state




#### **VOLKAN KURSUN Gated D Latch**

□ Stores the value of single data input (bit storage)

**Bilkent University** 


- □ Data is stored under the control of a clock signal: level-sensitive
- ☐ There is only one data input in a D latch and the internal Set and Reset signals are generated from the single data input: S = D, R = D
- □ Clk = 1 and **D** = 1: S = 1, R = 0, **set** the latch, Q = 1
- $\square$  Clk = 1 and **D** = **0**: S = 0, R = 1, **reset** the latch, Q = 0



**Bilkent University** 

**VOLKAN KURSUN Gated D Latch Operation** 


- □ As long as Clk = 1, the Q output follows the D input
- □ When Clk = 0, the Q output cannot change and the latch maintains its state s



VOLKAN KURSUN Gated D Latch Timing Diagram

As long as Clk = 1, the Q output follows the D input

□ When Clk = 0, the Q output cannot change: maintains state




**Bilkent University** 

### **Negative Latch** Timing Definitions

- □ Transparent when the clock is negative
  - □ Samples the input when clock = 0
- □ Opaque when the clock is positive (clock = 1)
- Set-up time

**VOLKAN KURSUN** 


- □ Valid data must arrive by set-up time before the positive edge of the clock (before the latch becomes opaque - end of the sampling period)
- Hold-time
  - □ Valid data must stay until hold time after the positive edge of the clock



**VOLKAN KURSUN Bilkent University** 

#### **Positive Latch Timing Definitions**

- □ Transparent when clock is positive (clock = 1): Stores the value of D input that is present before the Clk 1 to 0 transition
- $\Box$  Opaque when the clock is negative (clock = 0)
- □ Set-up time
  - □ Valid data must arrive by **set-up time before the negative edge** of the clock (before the latch becomes opaque – end of the sampling period)
- □ Hold-time
  - □ Valid data must stay until **hold time after the negative edge** of the clock



VOLKAN KURSUN

**Bilkent University** 

# **Gated D Latch VHDL**

LIBRARY ieee;

USE ieee.std logic 1164.all;

**ENTITY latch IS** 

PORT ( D, Clk : IN STD LOGIC; : OUT STD LOGIC);

END latch:

END Behavior:

**EEE 102 Introduction to Digital Circuit Design** 

#### ARCHITECTURE Behavior OF latch IS

**BEGIN** PROCESS (D, Clk) **BEGIN** IF C1k = '1' THEN  $O \leq D$ : END IF: **END PROCESS:** 

The code does not specify what Q should be assigned when the condition for the if statement is not satisfied: implies that the Q should maintain its value.

IMPLIED MEMORY