

TSN/A CONFERENCE SEPT 2021

# END-TO-END TIME SYNCHRONIZATION PERFORMANCE MEASUREMENT IN HETEROGENOUS TSN NETWORKS

SUSRUTH SUDHAKARAN AND CHRISTOPHER HALL




# NOTICES & DISCLAIMERS

- This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.
- No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.
- Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
- The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request. No product or component can be absolutely secure.
- Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting [www.intel.com/design/literature.htm](http://www.intel.com/design/literature.htm).
- Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.
- Intel, the Intel logo, Pentium, Celeron, Atom, Core, Xeon, Movidius and others are trademarks of Intel Corporation in the U.S. and/or other countries.  
\*Other names and brands may be claimed as the property of others.
- All logos, photos, etc. used in this presentation are the property of their respective copyright owners.
- © 2021 Intel Corporation.


# HETEROGENOUS TSN NETWORK

- Heterogenous networks include standards-based Ethernet, Wi-Fi, and 5G networks
- Support for heterogeneous networks are a core requirement for Industry 4.0 enabling
- TSN support is a requirement for Industrial use cases
- Precise Time Synchronization is a key requirement for industrial use cases providing common time base for coordinated control applications and deterministic network access



**Industry 4.0 requires TSN and we need a testbed and measurement methodology to assess time synchronization accuracy over heterogenous networks**

# HETEROGENEOUS NETWORK TESTBED




We developed a representative testbed and time synchronization measurement methodology

# Hardware Overview


The ART (platform) clock is used to relate the network interface timestamp clock with the system clock using hardware cross-timestamp

The Time-Aware GPIO (TGPIO) output is triggered in hardware by the Always Running Timer (ART)



**The ART clock provides a common timebase for all supported (e.g PCIe, integrated NICs) devices connected to the platform. Clock management software uses the hardware cross-timestamp to relate clocks on the platform.**


# TIME SYNCHRONIZATION SOFTWARE OVERVIEW



- On Ethernet links, the clock management software components are the PTP4L and PHC2SYS utilities provided by Linux PTP
- For WiFi media, the clock management software components are the OpenAvnu time sync daemon and PHC2SYS (Linux PTP)

**The Clock Management software component replicates the GM clock locally using the 802.1AS-derived GM to network clock offset and the intra-platform cross-timestamp**

# MEASUREMENT METHODOLOGY



**We concurrently capture the software derived offsets and hardware-based system clock output (e.g., PPS) using a common timebase**

# MEASUREMENT SCENARIOS

We measure each the time synchronization performance of each media separately combine them for the end-to-end measurement.




- Ethernet only
- Wi-Fi Only
- Wi-Fi and Ethernet (End-to-End)




# Ethernet-Only Measurement

We simultaneously capture the software derived offsets and hardware-based system clock output (e.g., PPS) using a common time base. The data is presented on the following two slides


Oscilloscope / Logic Analyzer




## HARDWARE MEASURED OFFSET VS SOFTWARE CAPTURED OFFSETS




- We concurrently captured the software derived offsets and measured the hardware offsets generating a time series plot
- There is a bias due to PTP path asymmetry that isn't software visible. We adjust the hardware measured timestamps to compensate for this and the TGPIO scheduling error.
- Next, we see how well the software derived and hardware measured offsets agree



CDF: SUM OF SW DERIVED OFFSETS VS 2Hz HARDWARE OFFSET MEASUREMENT




- 85%+ of the hardware measured offsets are within 20 ns (+/- 10) of the GM clock
- 74%+ of the software measured offset are within 20 ns (+/- 10) of the GM clock
- The hardware measured offsets exhibit less variance than the software measured offsets due to filtering and the PI controller
- **88%+ of the software measured offsets and within 4 ns of the hardware measured offsets**




# MEASUREMENT : WIRELESS (WiFi) - SETUP


Oscilloscope / Logic Analyzer



# MEASUREMENT : WIRELESS (WiFi) - RESULTS





- Any bias due to path asymmetry can be detected and removed as a calibration step
- PID tuning can be used to reduce the effect of transient variations in perceived software offsets
- 90% of end-to-end time synch error achieved is within +/-2us




# MEASUREMENT : END-TO-END (WIRED + WIRELESS) - SETUP

- TSN Switch bridges wired node to wireless segment
- IEEE1588 between GM and AP
- AP implements a Boundary Clock function using System Clock as a bridge
- IEEE 802.1AS from AP to STA/s


Oscilloscope / Logic Analyzer




Logger



# MEASUREMENT : END-TO-END (WIRED + WIRELESS) - RESULTS



- Constant bias from WiFi is still present and can be removed as part of calibration.
- PID tuning can be used to reduce the effect of transient variations in perceived software offsets
- 90% of offsets between system times is within  $\pm 2.5\mu$



# CONCLUSION

- Hardware-triggered output PPS based on CPU-Time provides ground truth for end-to-end synchronization (system-clock to system-clock)
- Hardware Time-Aware GPIO PPS measurements demonstrate the veracity software derived offsets
- Heterogeneous (Ethernet and Wi-Fi) end-to-end single-domain 802.1AS time synchronization achieves the expected accuracy given:
- Current Wi-Fi timestamp accuracy: 1  $\mu$ s (end-to-end 2  $\mu$ s)
- Hardware cross-timestamp allows system clock to act as accurate time-aware (Ethernet-to-Wi-Fi) relay



# NEXT STEPS

- Extend test bed with 5G network segment
- Perform measurements with Wi-Fi Fine Timing Measurement (FTM)
- Add frequency perturbation to GM simulating environments where heat or voltage variations affect the oscillator frequency
- Extend testbed and measurements to incorporate more network paths
- Add multiple PTP domains to the test bed, implementing multi-path and/or multiple GM redundancy

