PIMPRI CHINCHWAD EDUCATION TRUST'S

PIMPRI CHINCHWAD COLLEGE OF ENGINEERING SECTOR NO. 26, PRADHIKARAN, NIGDI, PUNE-44



DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATION S.Y. (E&TC) 2023-24

DIGITAL DESIGN USING VERILOG HDL

FORMATIVE ASSESSMENT - 2

Problem Statement

Test Specification: Write a test bench to simulate the traffic light controller, verifying correct light sequences and state durations. Test various scenarios, including a reset condition and normal operation.

Under the Guidance of Mrs.Deepti Khurge mam


NAME:Suyash Ghadage PRN NO:122B1E054 ENTC A **1. Introduction :** A Finite State Machine (FSM) for Traffic Light Control in VHDL is a digital system designed to regulate the traffic signals at an intersection. The FSM operates by transitioning between different states that represent the lights: green, yellow, and red. Each state defines which light is active and for how long, ensuring smooth control of vehicle and pedestrian traffic.


2. Design Specification:


1.Design Specification :Design an FSM to control traffic lights at a simple intersection with two streets: Main Street (MS) and Side Street (SS). oStates for each street: Green (G), Yellow (Y), and Red (R). oLight sequence for Main Street: Green \rightarrow Yellow \rightarrow Red. oLight sequence for Side Street: Red \rightarrow Green \rightarrow Yellow.

	DDHU-FA
1	Problem Statement: Design Specification Design an FSM to Control traffic lights at a simple intersection with two
->	Streets. to Main Street: breen(b), Yellowa Cy), & Red(R). Olight Sequence for side Street: Red -> Green -> Yellow
	Lireen (17) - Vechicle can pass Vellous vechicle should prepair to Stop Rede vechicle must stop.
	State - 1
	(MS)main Street -> breen -> yellow-rec (SS) Side Street -> Red -> breen-> yellow
*	States of FSM!
	MS = breen , SS = Red
	Tronsition after timer on main street expires (30 stc green)
	(+ - ms = yellow, ss=Red
	tote in the second of the seco
5+0+	e 2 7:
	ms = yellow, ss = Red
4	Transition after timer on smain
	Street (SSEC Yellow) V
next-ms-Red, SS=treen	
State	
3000	PCCOE

States: ms = Red) SS= breen Transition after timer on ss expires (30 sector green) nex+ ms=Red, ss=yellow state. State 4: ms = red , ss = yellow Transition after timer on ss expin next ms=breen ss= Red. state * Assign digits to state. ms=green, ss=red -> 00 m-5 = green ms=yellow,ss=red ->01 ms = red , ss= breen ->10 ms = red , ss = yellow -> 11







3. Test Bench:

We used a device from Artix-7 Family for this design.

Verilog Code Using Case Statement: Verilog Code Implementation:Implement the FSM in Verilog with inputs for the clock and reset signals.,Outputs should indicate the state of the lights on Main Street and Side Street. Use parameters to define state durations (e.g., 10 clock cycles for green, 3 for yellow, 7 for red). A test bench to simulate the traffic light controller, verifying correct light sequences and state durations. Test various scenarios, including a reset condition and normal operation

Verilog code :module tb traffic light controller;

```
// Testbench signals
reg clk;
reg reset;
wire [1:0] main street light;
wire [1:0] side street light;
// Clock period
localparam CLK PERIOD = 10;
// Instantiate the traffic light controller
traffic light controller uut (
  .clk(clk),
  .reset(reset),
  .main street light(main street light),
  .side street light(side street light)
);
// Clock generation
initial begin
  clk = 0;
  forever \#(CLK PERIOD / 2) clk = \sim clk;
```

```
// Task to check light state and duration
task check state(input [1:0] expected main, input [1:0] expected side, input integer duration);
  integer i;
  for (i = 0; i < duration; i = i + 1) begin
    @(posedge clk);
    if (main street light !== expected main || side street light !== expected side) begin
       $display("Error at time %t: Expected MS=%b, SS=%b, Got MS=%b, SS=%b",
            $time, expected main, expected side, main street light, side street light);
    end
  end
endtask
// Test procedure
initial begin
  // Apply reset
  $display("Starting simulation...");
  reset = 1;
  @(posedge clk);
  reset = 0;
  // Test MAIN GREEN state
  $display("Testing MAIN GREEN state (Main Street GREEN, Side Street RED)...");
  check state(2'b01, 2'b00, uut.MAIN GREEN DURATION);
  // Test MAIN YELLOW state
  $display("Testing MAIN YELLOW state (Main Street YELLOW, Side Street RED)...");
  check state(2'b10, 2'b00, uut.MAIN YELLOW DURATION);
```

```
// Test SIDE GREEN state
    $display("Testing SIDE_GREEN state (Main Street RED, Side Street GREEN)...");
    check state(2'b00, 2'b01, uut.SIDE GREEN DURATION);
    // Test SIDE_YELLOW state
    $display("Testing SIDE_YELLOW state (Main Street RED, Side Street YELLOW)...");
    check state(2'b00, 2'b10, uut.SIDE YELLOW DURATION);
    // Test reset functionality
    $display("Testing reset...");
    reset = 1;
    @(posedge clk);
    reset = 0;
    // Verify reset to MAIN GREEN state
    check state(2'b01, 2'b00, uut.MAIN GREEN DURATION);
    $display("Simulation complete.");
    $stop;
  end
endmodule
```