

# Suyash Mahar

A-140, Rajiv Bhawan

Indian Institute of Technology, Roorkee

Roorkee, India – 247667

+91-7579106878 📞

[contact@suyashmahar.me](mailto:contact@suyashmahar.me) ✉

[github.com/suyashmahar](https://github.com/suyashmahar) 🐙

[suyashmahar.me](https://suyashmahar.me) 🌐

## Education

---

- **Indian Institute of Technology, Roorkee** Roorkee, India  
*B.Tech., Electronics and Communication Engineering (GPA: 9.149/10)* July 2016 - Present
  - Coursework includes: Computer Architecture, Digital Logic Design, Data Structures & Algorithms, Semiconductor Devices.

## Experience

---

- **FPGA based FIB design for NDN Routers** IIT Roorkee, India  
*Undergraduate Researcher* July 2017 - present
  - Working under Prof. Vaskar Raychoudhury and Diviya Saxena on ways to accelerate FIB look ups in NDN routers.
  - Work includes design of efficient FPGA based FIB for NDN routers.
- **FPGA implementation of CORDIC Equation** IIT Roorkee, India  
*Short term project* May 2017 - June 2017
  - Studied and implemented CORDIC algorithms on FPGA.
  - Used Python (Jupyter notebook) for modeling and Verilog for design and implementation.

## Awards and Achievements

---

- Dedicated member award, National Service Scheme (IIT Roorkee) April 2017
- **Joint Entrance Examination, Advanced (Indian Institute of Technology)** May 2016  
*All India Rank 1387, 99.3 percentile*
- **International Cyber Olympiad (SilverZone)** Dec. 2014  
*Olympiad Rank 11, State Rank 1*

## Skills

---

**Languages:** C++, (System)Verilog, SPICE, L<sup>A</sup>T<sub>E</sub>X, Python, C#/VB.NET, Java, Shell

**Software:** MatLab, Vivado, Visual Studio 2017, Android Studio, Jupyter notebook

**Languages:** English, Hindi

## Interests

---

**Academic:** Computer Architecture, Digital logic design, FPGA applications, Operating systems.

**Computers:** Currently maintains two applications on GitHub (Android and Windows).

**Campus Groups:** Active member of IEEE Special Interest Group and Mobile Development Group.