

Viraj Bontha

+91 6281122607 | bonthaviraj@gmail.com | [linkedin.com/in/viraj-bontha](https://www.linkedin.com/in/viraj-bontha) | Hyderabad, Telangana

EDUCATION

| | |
|--|-------------------------|
| BITS Pilani <i>B.E. (Hons.) Electrical and Electronics Engineering — Current GPA: 8.13</i> | Goa Campus 2022-2026 |
| FIITJEE JUNIOR COLLEGE <i>Telangana Board of Intermediate Education (TSBIE) (CLASS XII) — 97.6 percent</i> | Hyderabad 2022 |
| DAV PUBLIC SCHOOL <i>CBSE (CLASS X) — 96 percent</i> | Hyderabad 2020 |

EXPERIENCE

| | |
|--|--|
| Research Intern <i>CSIR - Central Electronics Engineering Research Institute (CEERI)</i> <ul style="list-style-type: none">Developed an optimised decimation filter for a network chip with implementation in MATLAB. | May 2024 - Jul 2024 Pilani, Rajasthan |
| Circuitual and Electronics Intern <i>Khageshvara Aviation Technology Pvt. Ltd</i> <ul style="list-style-type: none">Collaborated on electronic system enhancements, optimising designs to align with company objectives and improve performance. | Oct 2023 - Jan 2024 Remote |

PROJECTS

| | |
|--|---------------------|
| 5-Stage Pipelined MIPS Processor <ul style="list-style-type: none">Designed a 5-stage pipelined MIPS processor supporting multiple instructions.Implemented 32-bit data and address buses with 4 pipeline registers.Developed a hazard detection unit and forwarding unit for efficient pipeline execution.Verified functionality using a testbench with a predefined instruction sequence.Analysed synthesis feasibility and optimised for sequential logic efficiency. | Feb 2025 - Mar 2025 |
| SoC Verification using SystemVerilog <ul style="list-style-type: none">Developed and verified testbenches for memory verification (FIFO) and bus protocols (APB, AHB, AXI).Verified interface communication protocols (SPI, UART) and sequential logic blocks (Flip-Flops).Currently enhancing expertise in functional coverage techniques. | Dec 2024 - Present |
| Digital Filter Design - Design and Implementation of Decimation Filters <ul style="list-style-type: none">Developed an optimised decimation filter for a network chip.Researched, selected, and implemented efficient CIC, FIR Compensation, and Half-Band FIR Filters in MATLAB.Achieved 69 percent hardware savings and 28 percent power reduction compared to traditional architectures. | May 2024 - Jul 2024 |

POSITIONS OF RESPONSIBILITY

International Programmes Collaboration Division Student Coordinator: Supported student and faculty exchange programs, coordinated joint academic activities, and assisted in planning international academic events.

Department of Backstage and Infrastructure Management: Managed backstage operations and infrastructure for various events in my college.

COMPETITIONS AND ACHIEVEMENTS

2nd Prize – IEEE Student Chapter Paper Presentation Contest: Presented research on Pseudo Random Number Generator verification. Verified the PRNG design using SystemVerilog for ASIC applications.

DigiCraft - Digital Circuit Design Competition: Excelled in Digicraft, showcasing skills in digital design and problem-solving.

CBSE National Science Exhibition: Developed an automated irrigation system, earning national recognition.

Candidate Code – **CC 0104R**

| | |
|----------------------------------|--|
| Subjects/ Electives | Digital Design, Computer Architecture, Analog and Digital VLSI Design, Static Timing Analysis, Microelectronic Circuits, Microprocessors and Interfacing, Electronic Devices, Control Systems, Signals & Systems, Digital Signal Processing, Computer Programming. |
| Technical Proficiency | Verilog, SystemVerilog, Cadence Virtuoso, MATLAB, C Programming, Python. |

| SUMMER INTERNSHIP/ WORK EXPERIENCE | |
|---|----------------------------|
| Research Intern CSIR - Central Electronics Engineering Research Institute (CEERI), Pilani, Rajasthan Developed an optimised decimation filter for a network chip with implementation in MATLAB. | <i>May 2024 - Jul 2024</i> |
| Circuit and Electronics Intern Khageshvara Aviation Technology Pvt. Ltd. Collaborated on electronic system enhancements, optimising designs to align with company objectives and improve performance. | <i>Oct 2023 - Jan 2024</i> |

| PROJECTS | |
|---|----------------------------|
| 5-Stage Pipelined MIPS Processor <ul style="list-style-type: none"> Designed a 5-stage pipelined MIPS processor supporting multiple instructions. Implemented 32-bit data and address buses with 4 pipeline registers. Developed a hazard detection unit and forwarding unit for efficient pipeline execution. Verified functionality using a testbench with a predefined instruction sequence. Analysed synthesis feasibility and optimised for sequential logic efficiency. | <i>Feb 2025 - Mar 2025</i> |
| SoC Verification using SystemVerilog <ul style="list-style-type: none"> Developed and verified testbenches for memory verification (FIFO) and bus protocols (APB, AHB, AXI). Verified interface communication protocols (SPI, UART) and sequential logic blocks (Flip-Flops). Currently enhancing expertise in functional coverage techniques. | <i>Dec 2024 - Present</i> |
| Digital Filter Design - Design and Implementation of a Decimation Filter. <ul style="list-style-type: none"> Developed an optimised decimation filter for a network chip. Researched, selected, and implemented efficient CIC, FIR Compensation, and Half-Band FIR Filters in MATLAB. Achieved 69% hardware savings and 28% power reduction compared to traditional architectures. | <i>May 2024 - Jul 2024</i> |

| POSITIONS OF RESPONSIBILITY | |
|--|----------------------------|
| International Programmes Collaboration Division Student Coordinator <ul style="list-style-type: none"> Supported student and faculty exchange programs, coordinated joint academic activities, and assisted in planning international academic events, enhancing my college's global partnerships and presence. | <i>Apr 2024 - Present</i> |
| Department of Backstage and Infrastructure Management <ul style="list-style-type: none"> Managed backstage operations and infrastructure for various events in my college. Played a key role in operating Audio-Visual systems, coordinating logistics, and ensuring smooth event execution during various fests. | <i>Dec 2022 - Apr 2024</i> |

| COMPETITIONS AND ACHIEVEMENTS | |
|--|-----------------|
| 2nd Prize – IEEE Student Chapter Paper Presentation Contest <ul style="list-style-type: none"> Presented research on Pseudo Random Number Generator verification. Verified the PRNG design using SystemVerilog for ASIC applications. | <i>Mar 2025</i> |
| DigiCraft - Digital Circuit Design Competition <ul style="list-style-type: none"> Excelled in DigiCraft, showcasing skills in digital design and problem-solving. | <i>Apr 2024</i> |
| CBSE National Science Exhibition <ul style="list-style-type: none"> Developed an automated irrigation system, earning national recognition. | <i>Jan 2020</i> |