


Integration of EPICS to NI platform

Karel Majer, Jan Fara





Motivation




Date: 1/31/2025 | Page: 2





- (2017) Control system built in LabVIEW
 - Real-time code running on Pharlap OS
 - RT <-> GUI communication provided by NI Network Streams
 - Channel Access used for data archiving
- Existing libraries
 - NI EPICS VIs missing record fields, problems with archiver
 - CALab doesn't run on Pharlap, NI RT Linux support added only recently






Date: 1/31/2025




LabIOC

- Implementation of Channel Access server and client purely in LabVIEW
- Observatory Sciences + ELI
- Compliance with Channel Access protocol, compatible with EPICS 3.14 and EPICS 7












Implemented

- Access to EPICS database from LabVIEW
- Basic data types (ai, ao, bi, bo, longin, longout, mbbi, mbbo, stringin, stringout, waveform)
- Alarms
- Monitor posts

Missing

- Database links
- Soft record types (calc, fanout etc.)
- Callbacks (run VI when records processes)
- Access control










Implemented

- caget, caput, camonitor
- Batch operations on many PVs
- Automatic channel reconnect
- All Channel Access data types







Missing




LabIOC client benchmarks

- Benchmarks of LabIOC and CALab in cooperation with Helmholtz Zentrum Berlin
- Data lost during cyberattack
- Read test on 100000 PVs, < 100 ms with both libraries









Date: 1/31/2025


Par


:



NI FPGA EPICS module


- (2023) Shift from LabVIEW to native EPICS
 - Unclear licensing policy, scaling issues, problems in CS architecture
 - Adoption of easy-to-use modules (streamdevice, Modbus, OPCUA) and Python interfaces
- How to interface NI FPGA devices without LabVIEW?










NI FPGA EPICS module









Date: 1/31/2025 | Page: 9



NI FPGA EPICS module

IOCSH

To create connection to NI FPGA you must use following IOC shell command before creating PVs that uses the connection.

eliNiFpga_connect("RIO address", "path to bitfile")

For example:


eliNiFpga_connect("RIOO", "/home/admin/NiFpga_Main_9057.lvbitx")


INP an OUT format

Space-separated list of two parameters. The first parameter must always be @#R . Parameters must be surrounded by escaped quotation marks \" in case they contain spaces. Otherwise, the quotation marks are optional. Example below:

"@#RRIOO N\"register name\""

- #R Address of the FPGA used by NI library. Usually, RI00 for cRIOs. It is equal to the RIO address used in the IOC shell command.
- \sN Name of the front panel control or indicator that should be reeded out or written to, e.g., iNumeric_SGL. If you access an element from a cluster, the format will be the same as a C, C++ cluster element access, e.g., iCluster.Numeric_SGL. In case of accessing an element of an array, the format is again taken from C, C++ array indexing, e.g., iArray_FXP_6_6_u[0]. Both conventions can be combined in case of an array of clusters, e.g., iArray_FXP_6_6_u[0].Numeric_SGL. Note that the cluster name used as an array type is omitted from the address.







Thank you for your attention!

Karel Majer karel.majer@eli-beams.eu

