





Design






System Bus of 8086 (Address)











System Bus of 8086 (Data + Control)





M/IO'	RD'	WR'	Bus Cycle
1	0	1	MRD'
1	1	0	MWR'
0	0	1	IORD'
0	1	0	IOWR'



Here, MRD' and MWR' correspond to the memory read ($MEMR'$) and memory write ($MEMW'$) bus cycles, $IORD'$ and $IOWR'$ correspond to I/O read (IOR') and I/O write (IOW') bus cycles respectively


Memory Interfacing Diagrams



I/O Interfacing Diagrams








IC's Used


IC - 7400

2 input NAND gate IC




IC - 7408

2 input AND gates




IC 7432

2 input OR gates



IC 7486

2 input XOR gates



2 INPUT XNOR gates

