RISC-V based computers in the data center University of Copenhagen



Simon Vinding Brodersen, Department of Computer Science

February 29, 2024

Contents

1	Introduction	3
2	Background	4
	2.1 Accelerator-based Computer Architecture	4
	2.2 RISC-V	4

1 Introduction

2 Background

2.1 Accelerator-based Computer Architecture

The concept of offloading is nothing new in the world. Working in a team where each person has their speciality seems logical when we are talking about our day to day work environment. Having good comunication between each entity yet working on what we are best at seems logical when speaking about work. However, when it comes to the architectecture of computers, we have heavily relied on the shoulders of the base Centrel Processing Unit(CPU). An acellerator is a seperate substructure that is architected using a different set of objectives than the base processor. With this design, the substructure can be optimized for it's specific task, often leading to both performance increases and less energy consumption. [1] Prominent examples of acellerators include the Graphic Processing Unit(GPU), which is a part major part of most computers today.

2.2 RISC-V

Reduced Intruction Set Computer(RISC), more specifically the fifth version (RISC-V). Is an Instruction Set Architecture(ISA), that aims to make the process of making custom processors targeting a variety of end applications more feasible. Previous ISAs have often been created by private companies, which leads to patents and a need for a license to develop a specialised processor. These licenses could often take months to negotiate without mentioning the large

sum of money involved. It is assumed that creating a free and open sourced ISA could reduce the barrier of entry and greatly increase innovation along with afforability.[2]

RISC-V aims to provide a small core of instructions which compilers, assemblers, linkers and operating systems can generally rely on, while still being extendable for more specialised accelerators. In RISC-V there are two primary base integer variants, RV32I and RV64I, which provide the 32-bit and 64-bit user-level address spaces respectively. However, RISC-V is already in the works with a RV128I variant which would provide the foundation needed for a 128-bit user address space in the future. In gereral, RISC-V provides standard and nonstandard extensions, where standard extensions should not conflict with other standard extensions, and the non-standard extensions are more highly specialised.

References

- [1] Sanjay Patel & Wen mei W. Hwu. Accelerator architectures. $IEEE\ Computer\ Society,$ 2008.
- [2] Krste Asanović & David A. Patterson. Intruction sets should be free: The case for risc-v. *Electrical Engineering and Computer Sciences University of California at Berkeley*, 2014.