

Statistical Timing Based on Incomplete Probabilistic Descriptions of Parameter Uncertainty

Wei-Shen Wang¹, Vladik Kreinovich², and Michael Orshansky¹

¹University of Texas, Austin, ²University of Texas, El Paso

ABSTRACT

Existing approaches to timing analysis under uncertainty are based on restrictive assumptions. Statistical STA techniques assume that the full probabilistic distribution of parameter uncertainty is available; in reality, the complete probabilistic description often cannot be obtained. In this paper, a new paradigm for parameter uncertainty description is proposed as a way to consistently and rigorously handle partially available descriptions of parameter uncertainty. The paradigm is based on a theory of interval probabilistic models that permit handling uncertainty that is described in a distribution-free mode - just via the range, the mean, and the variance. This permits effectively handling multiple real-life challenges, including imprecise and limited information about the distributions of process parameters, parameters coming from different populations, and the sources of uncertainty that are too difficult to handle via full probabilistic measures (e.g. on-chip supply voltage variation). Specifically, analytical techniques for bounding the distributions of probabilistic interval variables are proposed. Besides, a provably correct strategy for fast Monte Carlo simulation based on probabilistic interval variables is introduced. A path-based timing algorithm implementing the novel modeling paradigm, as well as handling the traditional variability descriptions, has been developed. The results indicate the proposed algorithm can improve the upper bound of the 90th-percentile circuit delay, on average, by 5.3% across the ISCAS'85 benchmark circuits, compared to the worst-case timing estimates that use only the interval information of the partially specified parameters.

Categories and Subject Descriptors

B.8.2 [Performance and Reliability]: Performance Analysis and Design Aids

General Terms

Algorithms, performance, design, reliability

1. NEED FOR NEW MODELS OF UNCERTAINTY: PROBABILISTIC INTERVAL ANALYSIS

The area of statistical timing analysis (SSTA) has recently made substantial progress in terms of algorithmic and modeling advances. Efficient block-based and incremental computation techniques based on the first-order delay model are now well developed [1][2]. Extensions of the basic framework of SSTA to higher-order models have been recently investigated to capture

non-linear effects and non-Gaussian process parameter distributions [3][4][5]. Statistical delay computation for interconnect based on affine interval arithmetic has been studied in [6]. These developments in the theory of SSTA came in response to the increased variability in the process parameters, the inadequacy of the corner models, and the need to use explicit probabilistic descriptions of key process parameters.

The fundamental assumption behind the above techniques is that the probabilistic descriptions are readily available. In all the algorithms for SSTA [1-5], the complete knowledge about the distributions of process parameters is given, e.g. it is assumed that process parameters are normally distributed, with the known mean and variance. Then, first-order models link delay variability with process parameters, allowing delay to be normally distributed as well [1][2]. If linear models are not sufficiently accurate, higher-order models can be used, at the cost of the resulting non-Gaussian distribution of delay. The non-Gaussianity of process parameters or timing can be handled by numerical processing leading to a substantial (3-5X) increase in the run-time of the algorithm [4].

In this paper we argue that in a practical setting of cutting-edge IC design the full probabilistic information about parameters is not available. The process characterization data is often incomplete and of limited nature, which may cause a large uncertainty in the statistic metrics (the mean and variance) of the process parameters. Some sources of on-chip uncertainty cannot be described probabilistically: supply voltage (V_{dd}), temperature, and systematic variation sources with the unit of repeatability larger than a single chip (e.g. aberration-caused L_{gate} variation).

Affine methods, which tremendously improve the conservatism of the traditional interval techniques, can be used [6][7]. However, in many instances, *some but not full* probabilistic information is available. For example, variation of supply voltage in *time* depends on the input vectors applied to the chip. Because of the difficulty of performing input-dependent analysis, the uncertainty about supply voltage is most typically represented by the range information [8], however, the mean and, possibly, the variance of the distribution can be estimated more easily. The distribution is unknown because its characterization is too expensive [9]. Statistical STA cannot handle such a realistic scenario. The affine methods are fundamentally non-probabilistic and their extensions to handling statistics are heuristic in nature [6].

Thus, in addition to the existing techniques, a new way of treating uncertain variables with partial probabilistic information is needed to enable practical design under uncertainty. This paper develops a solution of timing analysis under uncertainty based on the principles of probabilistic interval models. These models have been developed over the last decade in the field of robust statistics, and reliable computing [10]. They are based on the generalization of classical random variables to variables described by families of distributions.

Conceptually, the most general description of an uncertain variable is an interval, e.g. $x \in [\underline{x}, \bar{x}]$. Such descriptions form the

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

DAC 2006, July 24–28, 2006, San Francisco, California, USA.
Copyright 2006 ACM 1-59593-381-6/06/0007...\$5.00.

basis of interval arithmetic and its enhancement in terms of affine arithmetic [11][12]. An interval description does not permit making statements about which values of the variable are more likely. Thus, if in addition to the range, the statistic metrics, such as mean and variance, are known, the interval methods are incapable of utilizing this additional information in computing the arithmetic operations (+, -, *, /, max, min). *Probabilistic interval analysis* is a natural synergy of pure interval arithmetic and probabilistic analysis. It permits the use of partial statistic information (e.g. range, mean, and variance) to quantify the likelihood of the variable. The estimates are guaranteed to be conservative regardless of the precise form of the distribution. For the fully specified random variable (e.g. Gaussian), the most general representation is its cumulative distribution function (*cdf*) [13]. For a partially-specified random variable, the most general representation is a set of cumulative distribution functions, which can be represented as bounds for the *cdf*, forming a so-called probability box [15].

Following the above philosophy, this paper develops timing analysis techniques that produce reliable timing estimates even if the characterization data is incomplete. Compared to prior work on estimating the probabilistic delay bound for an arbitrary PERT network [19][20], the essential contribution of this paper is in handling *incomplete* and *imprecise* uncertainty description. Compared to affine methods, the developed techniques can handle both the interval and probabilistic descriptions consistently and formally. The paper describes in detail how the probability boxes can be computed effectively. Importantly, the proposed techniques are compatible with the existing SSTA tools and can handle both full and partial probabilistic descriptions simultaneously.

This paper is organized as follows. Section 2 describes the paradigm of modeling non-probabilistic uncertainty based on probabilistic interval analysis, which enables us to use partial statistic metrics for timing analysis. The computation of path delay due to Gaussian variables and probabilistic interval variables is derived. Besides, statistical techniques of robustly estimating circuit delay distribution are proposed. The experimental results are presented in Section 3.

2. TIMING ANALYSIS WITH PARTIAL PROBABILISTIC INFORMATION

In this section, an application of the new probabilistic interval techniques to timing analysis is introduced. First, the construction of the path-delay probability box is described. Second, the bound of the circuit delay distribution is constructed. Finally, a method to combine the results of the traditional SSTA with the above derivations is described.

2.1 Path Delay Computation

The timing model used in this work is based on the additive delay model containing both the uncertainty due to classical random variables and the newly introduced probabilistic interval variables. The probabilistic interval variables (as opposed to random variables) are variables for which only partial statistic metrics, mean and variance, are available in addition to the known range, or interval. The delay model can be expressed as:

$$d_i = \mu_i + \sum_{j=1}^n a_{i,j} \Delta x_{i,j} + \sum_{k=1}^m b_{i,k} \Delta y_{i,k} \quad (1)$$

where μ_i is the mean value of the gate delay, $\Delta x_{i,j}$ is a zero-mean Gaussian random variable, and $\Delta y_{i,k}$ is a zero-mean probabilistic

interval variable. The coefficients $a_{i,j}$ and $b_{i,k}$ are sensitivities of gate delays, which are the first-order derivatives of delays with respect to the variables. Note that this delay model can be easily transformed into an affine arithmetic representation if variables are scaled such that the variables are limited within $[-1, 1]$.

A concise representation of the gate delay model can be obtained by resorting to the matrix form:

$$d_i = \mu_i + A_i^T X_i + B_i^T Y_i \quad (2)$$

where the matrices $A_i = [a_{i,1} \cdots a_{i,n}]^T$, $B_i = [b_{i,1} \cdots b_{i,m}]^T$, $X_i = [\Delta x_{i,1} \cdots \Delta x_{i,n}]^T$, and $Y_i = [\Delta y_{i,1} \cdots \Delta y_{i,m}]^T$.

The variation of parameters can be further decomposed into the linear sum of die-to-die (X_{dd} , Y_{dd}) and independent within-die components ($X_{i,wd}$, $Y_{i,wd}$):

$$d_i = \mu_i + A_i^T X_{i,wd} + A_i^T X_{dd} + B_i^T Y_{i,wd} + B_i^T Y_{dd} \quad (3)$$

The path delay of a path P_j can be represented by:

$$\begin{aligned} D^j &= \sum_{i \in P_j} (\mu_i + A_i^T X_{i,wd} + A_i^T X_{dd} + B_i^T Y_{i,wd} + B_i^T Y_{dd}) \\ &= \sum_{i \in P_j} \mu_i + \sum_{i \in P_j} g_i + \sum_{i \in P_j} u_i \end{aligned} \quad (4)$$

where $g_i = A_i^T X_{i,wd} + A_i^T X_{dd}$, and $u_i = B_i^T Y_{i,wd} + B_i^T Y_{dd}$.

It is convenient to separate the contributions of random delay uncertainty (D_R) and probabilistic interval uncertainty (D_{PI}):

$D_R^j = \sum_{i \in P_j} g_i$ and $D_{PI}^j = \sum_{i \in P_j} \mu_i + \sum_{i \in P_j} u_i$. Computing the path delay distribution when the gate delays are Gaussian is straightforward. Therefore, we focus on the *delay variation resulting from probabilistic interval variables*, i.e. D_{PI}^j . The range of the gate delay variation, u_i , is:

$$u_i \in \left[\sum_{k=1}^m (|b_{i,k}| \underline{\Delta y_{i,k}}), \sum_{k=1}^m (|b_{i,k}| \overline{\Delta y_{i,k}}) \right] \quad (5)$$

where $\underline{\Delta y_{i,k}}$ and $\overline{\Delta y_{i,k}}$ are the lower and upper bounds of $\Delta y_{i,k}$, and $|b_{i,k}|$ denotes the absolute value of $b_{i,k}$. Then we can compute the range of D_{PI}^j .

Because the mean values of probabilistic interval variables are zero, the mean of the path delay is:

$$E[D_{PI}^j] = \sum_{i \in P_j} \mu_i \quad (6)$$

The variance of the path delay can be computed by:

$$Var\{D_{PI}^j\} = \sum_{i \in P_j} B_i^T \Sigma_{i,wd} B_i + \left(\sum_{i \in P_j} B_i^T \right) \Sigma_{dd} \left(\sum_{i \in P_j} B_i \right) \quad (7)$$

where $\Sigma_{i,wd}$ and Σ_{dd} are the covariance matrices of $Y_{i,wd}$ and Y_{dd} , respectively. Since different kinds of parameters are uncorrelated, the covariance matrices are actually diagonal matrices, with the diagonal elements equal to the variance of variables.

While the ultimate objective of the paper is to derive the circuit delay distribution, being able to describe individual path delay distributions is also essential. Now that the range, the mean and the variance of D_{PI}^j are known, the challenge is to compute the probability box that contains the family of distributions satisfying

the partial statistical information that is available. Actually, the computation of the probability bound can be formulated as an optimization problem:

Let $F_i : \mathbb{R} \rightarrow [0,1]$ ($1 \leq i \leq n$) be a possible cumulative distribution function of a random variable X , and F_i satisfies the partial statistical information: $E[X] = \mu$, $Var[X] = \sigma^2$, and $X \in [\underline{X}, \bar{X}]$. The lower bound for the cumulative probability of X at a specific value x , can be computed by solving the optimization problem considering all possible F_i :

$$\max p \text{ s.t. } F_i(x) \geq p, 1 \leq i \leq n.$$

Similarly, the upper bound can be computed by:

$$\min p \text{ s.t. } F_i(x) \leq p, 1 \leq i \leq n.$$

However, because we seek a fast analytical solution, we prefer to use an inequality, which is a sophisticated generalization of the one-sided Chebyshev inequality [13] and the Cantelli inequality [14][15]. This inequality applies when, in addition to the first two moments of the variable, its support (range) is also known, resulting in a much tighter bound on the *cdf*. The upper bound for the cumulative probability of a random variable X is given by [15]:

$$\begin{aligned} P(X \leq x) &= 0 & x < \underline{X} \\ P(X \leq x) &\leq 1/(1+(\mu-x)^2/\sigma^2) & \underline{X} \leq x < \mu + \sigma^2/(\mu - \bar{X}) \\ P(X \leq x) &\leq 1-(m^2-my+s^2)/(1-y) & \mu + \sigma^2/(\mu - \bar{X}) \leq x \\ & & \text{and } x < \mu + \sigma^2/(\mu - \underline{X}) \\ P(X \leq x) &= 1 & \mu + \sigma^2/(\mu - \underline{X}) \leq x \end{aligned} \quad (8)$$

where μ denotes the mean, σ^2 denotes the variance, \underline{X} is the lower bound, \bar{X} is the upper bound, $y = (x - \underline{X})/(\bar{X} - \underline{X})$, $m = (\mu - \underline{X})/(\bar{X} - \underline{X})$, and $s^2 = \sigma^2/(\bar{X} - \underline{X})^2$.

Similarly, the lower bound of the cumulative probability is:

$$\begin{aligned} P(X \leq x) &= 0 & x < \mu + \sigma^2/(\mu - \bar{X}) \\ P(X \leq x) &\geq 1-(m(1+y)-s^2-m^2)/y & \mu + \sigma^2/(\mu - \bar{X}) \leq x \\ & & \text{and } x < \mu + \sigma^2/(\mu - \underline{X}) \\ P(X \leq x) &\geq 1/(1+\sigma^2/(x-\mu)^2) & \mu + \sigma^2/(\mu - \underline{X}) \leq x < \bar{X} \\ P(X \leq x) &= 1 & \bar{X} \leq x \end{aligned} \quad (9)$$

Thus, expressions (8) and (9) can be used to compute the bound for the path delay cumulative probability. An example of applying this set of inequalities is shown in Figure 2(a).

The same analytical structure can be used when the mean and variance are known only with certain accuracy [16]. First, the maximum of the variance should be used in the generalized Chebyshev inequality because it primarily determines the span of the *cdf*. Second, the upper bound of the mean should be used when computing the lower bound of the probability using (9), because it leads to the *worst* lower bound of the probability. Similarly, the lower bound of the mean should be used in (8).

Having computed the distribution of path delay variation due to probabilistic interval variables, now we combine it with the delay variation resulting from Gaussian variables. Since parameters of different categories are independent, it means that the delay variations D_R^j and D_{PI}^j are independent, and the bound for the *cdf* of the sum can be computed by convolution:

$$CDF(D^j) = CDF(D_{PI}^j) \otimes f(D_R^j) \quad (10)$$

where $f(D_R^j)$ is the probability density function of D_R^j . We use the lower and upper bounds of $CDF(D_{PI}^j)$ in convolution respectively, and then obtain the bounds of $CDF(D^j)$. Finally, we have the bound for the path delay distribution, which enables computing the bound of delay at any quantile.

2.2 Circuit Timing Computation

In this section, we develop techniques for efficient construction of probability boxes on the distribution of circuit delay, i.e. the maximum of all path delays. New techniques are proposed to perform this task efficiently and robustly. From (4), the bound of the circuit delay can be computed by:

$$\begin{aligned} D_{\max} &= \max(D^1, \dots, D^N) \\ &= \max(D_R^1 + D_{PI}^1, \dots, D_R^N + D_{PI}^N) \\ &\leq \max(D_R^1, \dots, D_R^N) + \max(D_{PI}^1, \dots, D_{PI}^N) \end{aligned} \quad (11)$$

Let $D_{R\max} = \max(D_R^1, \dots, D_R^N)$ be the term due to random probabilistic variability, and the second term $D_{PI\max} = \max(D_{PI}^1, \dots, D_{PI}^N)$ be the term due to interval-probabilistic variability. In deriving the probability box for circuit delay, we adopt a strategy in which the sources of uncertainty described probabilistically are separated from interval probabilistic uncertainty. The distribution of $D_{R\max}$ can be computed by the statistical timing analysis algorithm based on the first-order delay models (e.g. [1][2][18][19]). Therefore, in the remainder, we concentrate on the computation of $D_{PI\max}$. The two terms are then combined to generate the bounds on the full distribution of circuit delay.

In constructing the probability box for the circuit delay distribution, ideally, we would like to use analytical means as was done in Section 2.1. The generalized Chebyshev inequality can be used to find the bounds on the distribution of $D_{PI\max}$, once the mean, the variance, and the range are known. However, for general functions of probabilistic interval variables, finding the bounds on the variance is NP-hard [17]. We show below that for *convex* functions the exact bound on the variance can be computed. Let us first establish the convexity of the term $D_{PI\max}$.

The path delay D_{PI}^j is a linear and thus convex function of the die-to-die and within-die components of $\Delta y_{i,k}$. The circuit delay is given by $D_{PI\max} = \max(D_{PI}^1, \dots, D_{PI}^N)$ which is also a convex function of probabilistic interval variables [21]. Convexity is essential to our efficient analysis strategy, since as the theorem below shows determining the probability bound and moments of distributions of convex functions is much easier.

Our strategy is essentially based on the development of the robust (guaranteed) approach to Monte Carlo sampling from an unknown distribution [22]. The Monte-Carlo simulation is a widely-used technique to solve complex numerical problems [23]. It can be used to estimate the timing performance of integrated circuits when the distributions are known [24][25]. Without the full distributional knowledge of the parameters, a possible way to perform the simulation is to heuristically generate a variety of distributions that correspond to the given partial information. However, this method is not mathematically robust because it is impossible to enumerate all possible distributions. Besides, the high computational cost accounting for a number of distributions

prevents this method from practical use. We show that for convex functions the *robust Monte Carlo* simulation can be rigorously and efficiently performed. Compared to the traditional approach to Monte-Carlo simulation, the selection of distribution is *justified* in our simulation strategy; only distributions that cause the extreme value of the target function need to be considered. Therefore, this selective strategy is guaranteed to produce a bounding distribution, and achieves high efficiency in terms of the run time. Theorem 1 effectively defines the algorithm for such robust Monte Carlo [22].

Theorem 1. Let $\{v_1, \dots, v_M\}$ be a set of *independent* random variables, where $v_i \in [\underline{v}_i, \bar{v}_i]$, and $E[v_i] = E_i$ for $i=1$ to M . Let $f(v_1, \dots, v_M)$ be a non-negative convex function of the random variable v_i , for $i=1$ to M . Then, among all possible *cdfs* of $\{v_i : i=1..M\}$ that correspond to the partial statistical information of the range and the mean, the k^{th} moment of the function, $E[y^k]$, where $y = f(v_1, \dots, v_M)$, achieves the maximum value when each random variable v_i follows the 2-point distribution,

$$\begin{aligned} P(v_i = v_i) &= p_i \\ P(v_i = \bar{v}_i) &= \bar{p}_i \end{aligned} \quad (12)$$

where $\underline{p}_i = \frac{\bar{v}_i - E_i}{v_i - \underline{v}_i}$, and $\bar{p}_i = \frac{E_i - v_i}{\bar{v}_i - v_i}$. Furthermore, $E[y^k]$

achieves the minimum when $P(v_i = E_i) = 1$.

Therefore, using the above sampling procedure guarantees the bounds of $E[f(v_1, \dots, v_M)]$ can be estimated.

Theorem 1 effectively reduces the number of possible distributions that must be considered in order to find the bound of the moments. Thus, we develop a fast *hybrid* approach, the *fast robust Monte Carlo simulation*, in which robust Monte Carlo is used to get a quick estimate of the moments and then analytical techniques are used for establishing bounds. In the fast Monte Carlo simulation, a limited number of random samples are drawn following Theorem 1. It guarantees that we will get a robust estimate of the range of the mean circuit delay. As for the variance of the circuit delay, it can also be bounded by the sample variance because the 2-point distribution in (12) results in the maximum variance of gate delays thus maximizes the variance of path delays and the circuit delay. Therefore, the generalized Chebyshev inequality can be then used to compute the bound of the distribution analytically.

Figure 1 illustrates the algorithm of the fast Monte Carlo simulation. This proposed strategy estimates the upper bound of sample mean and sample variance with only a limited number of runs. In practice, a few hundred runs are sufficient to generate an estimate with reasonable accuracy. This can be verified by considering the standard error of the sample mean and the confidence level of the true mean, i.e. the mean of the population. From [26], the 99% confidence interval of the true mean (μ) for a variable X is $\bar{X} \pm 2.575 \sigma_X / \sqrt{N}$, where \bar{X} is the sample mean, σ_X is the true standard deviation, and N is the number of samples. For example, consider a circuit with extremely large span in the delay domain: the 3σ value of circuit delay is 45% of the mean. Then we estimate the confidence level:

$$P(|\bar{X} - \mu| \leq 2.575 \cdot 0.15\mu / \sqrt{N}) = 0.99.$$

```

for i = 1..N
    Generate a sample for each die-to-die component of parameter.
    for each gate
        Generate a sample for each within-die component of parameter.
        Compute gate delay.
    end
    Use static timing analysis to compute the circuit delay,  $D_i$ .
end
Compute the mean and the variance of samples:

$$D_{avg} = \sum_{i=1}^N D_i / N$$


$$s_D^2 = \sum_{i=1}^N (D_i - D_{avg})^2 / (N - 1)$$

With  $D_{avg}$ ,  $s_D^2$ , and the range of the circuit delay, use (9) to compute
the lower bound of the cdf.

```

Figure 1. Algorithm of fast robust Monte Carlo simulation.

The error of the sample mean for $N = 1000$ is less than 1.2% with probability equal to 0.99, which has a very limited impact on the result of using the generalized Chebyshev inequality. Thus, the accuracy of Monte Carlo for such a sample size is acceptable.

Once the lower bound on the distribution of $D_{PI\max}$ is generated, the overall circuit delay distribution can be bounded by combining $D_{PI\max}$ and $D_{R\max}$. Since these two components of delay variation are independent, the distribution of the sum can be computed by convolution, similar to (10). The lower bound of the *cdf* is used in the convolution because it represents the upper bound of the delay, which is a more important metric for timing.

3. EXPERIMENTS

The timing analysis algorithms based on partial description of uncertainty in Section 2 have been implemented in C++, and have been tested on a set of combinational ISCAS '85 benchmark circuits. Variability of process parameters (L , V_{th} , and T_{ox}) and the environmental fluctuation (V_{dd}) are taken into account. The 3σ values for process parameters are set at 20% of the mean, with the die-to-die component contributing 50% of the total variance. The standard deviation of V_{dd} is 4% of the maximum, the mean is 96% of the maximum, and the range is 84-100% of the maximum value. In the experiments, V_{th} , T_{ox} and V_{dd} are modeled as probabilistic interval variables. The range of V_{th} and T_{ox} is 80-120% of the mean. Sensitivities of parameters are from SPICE simulations for a cell library of BPTM 0.13um technology [28].

The proposed timing analysis algorithms separately handle the contributions of the Gaussian uncertainty and the probabilistic interval uncertainty. Thus, the comparison of our algorithms and the worst-case timing analysis i.e. only using the range (interval) of the interval uncertainty, should be done in two phases. We first compare the bounds of D_{PI}^j computed by the proposed algorithm and the worst-case timing analysis, then compare the bound of the total delay, which is the sum of D_{PI}^j and D_R^j . Note that the sum of the bound from the worst-case timing analysis for interval uncertainty and D_R^j can be computed by simply shifting the *cdf* of D_R^j by the worst-case delay value. A similar comparison is also made for the bounds on circuit delay distribution.

Figure 2(a) illustrates the importance of probabilistic interval analysis in path delay analysis. The upper bound of the 95th-

percentile path delay (D_{PI}^j) from the proposed algorithm for the critical path of circuit c6288 is only 8.4% over the mean path delay, while the worst-case timing estimate is 16.2% over the mean. Therefore, the proposed path timing analysis algorithm reduces the worst-case timing estimate by 6.7%. Similarly, the 95th-percentile total path delay ($D_R^j + D_{PI}^j$) is 20.2% over the mean for the proposed algorithm, which is superior to the worst-case delay (32.1% over the mean) in Figure 2(b). Thus, the proposed strategy improves the worst-case estimate by 9.0% for the overall path delay at the 95th percentile.

For circuit delay distribution, the fast robust Monte Carlo simulation (FRMC) has been run on a Sun workstation with 1280 MHz CPU and 8GB memory. We estimated the sample mean and the variance using 1000 samples, and then analytically computed the lower bound of the cumulative probability. The run time of the fast robust Monte Carlo ranges from 12 to 114 seconds. Figure 3 shows the circuit delay variation due to probabilistic interval variables of circuit c7552, from the proposed statistical strategy and the worst-case timing analysis. FRMC is able to provide a superior bound to the worst-case delay at lower than the 87th percentile.

For the total circuit delay (D_{max}), FRMC improves the estimates from the worst-case timing analysis by 5.3% and 4.8% across the benchmark circuits, for the 90th and 95th percentile delays, respectively. Table 1 shows the upper bound of the total circuit delay at the 90th and 95th percentiles for FRMC, and the worst-case timing analysis. Figure 4 shows an example of the total circuit delay for the circuit c7552, in which FRMC reduces the worst-case delay estimate by 4.5% at the 95th percentile. Indeed, the joint use of SSTA and our statistical technique for probabilistic interval variables is a promising synergy, and it can be easily extended to incorporate more circuit parameters, to fully assess the impact on timing performance.

An important feature of the proposed technique is the capability of handling skewed distributions. Some environmental parameters are not symmetrically distributed (e.g. V_{dd}); however, the normal assumption implies the distribution is symmetrical to the mean, which may cause inaccurate estimation of the circuit delay. Figure 5(a) compares path delay distributions of two cases with the same interval and variance of V_{dd} uncertainty: the right-skewed V_{dd} uncertainty and the symmetrical case. Because the voltage drop increases delay, the right-skewed V_{dd} uncertainty decreases the upper bound of delays, compared to the symmetrical V_{dd} distribution. From Figure 5(b), the same trend can be observed in the distribution of the total circuit delay. Thus, our timing analysis algorithm can be used to handle asymmetrical distributions (e.g. non-Gaussian), and provide a more accurate timing estimate.

4. CONCLUSIONS

In this paper, a set of statistical techniques for estimating the path and circuit delay distributions are developed. Given partial statistic metrics of the uncertainty, the proposed algorithm is able to analytically compute the bounds of the path delay. A fast robust Monte Carlo simulation technique is proposed to assess the impact of the uncertainty, and robustly estimate the circuit delay. With justified selection of the distribution used in the simulation, the proposed technique can efficiently provide a guaranteed bound of the circuit delay distribution.

5. ACKNOWLEDGMENTS

This work was supported in part by GSRC, NSF, SRC, NASA, Army Research Lab, Texas Department of Transportation, Sun, Intel, and the University of Texas at Austin.




Figure 2. The path delay analysis algorithm improves the worst-case delay by 9.0% for the critical path of circuit c6288 at the 95th percentile: a) delay due to probabilistic interval variables; b) total path delay.




Figure 3. Upper bounds for circuit delay due to probabilistic interval variables for circuit c7552. FRMC provides a better bound than the worst-cast estimate at lower than the 87th percentile.




Figure 4. Upper bounds for the overall circuit delay of c7552. FRMC improves the worst-case delay estimate by 4%.




Figure 5. The right-skewed V_{dd} distribution decreases bounds for (a) path delay; and (b) circuit delay of the symmetrical V_{dd} distribution.

Table 1. Upper bounds for total circuit delay at high percentiles and run time of fast robust Monte Carlo simulation.

Circuit	Number of Gates	Fast Robust Monte Carlo Simulation					Worst-case Delay	
		90 th Percentile		95 th Percentile		Run Time (s)	90 th Percentile	95 th Percentile
		Delay (ps)	Reduction (%)	Delay (ps)	Reduction (%)		Delay (ps)	Delay (ps)
c880	456	2383	5.62	2467	4.97	12	2525	2596
c1355	605	2264	4.59	2335	4.26	18	2373	2439
c1908	975	2820	5.56	2919	4.89	26	2986	3069
c2670	1544	3124	5.65	3232	5.08	38	3311	3405
c3540	1787	4097	5.49	4237	4.94	52	4335	4457
c6288	2448	17547	5.28	18081	4.82	87	18526	18996
c5315	2600	3579	5.49	3703	4.88	79	3787	3893
c7552	3874	3136	4.88	3236	4.46	114	3297	3387

6. REFERENCES

- [1] C. Visweswariah *et al.*, "First-order incremental block-based statistical timing analysis," *Proc. of DAC*, 2004.
- [2] H. Chang and S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single PERT-like traversal," *Proc. of ICCAD*, 2003.
- [3] Y. Zhan *et al.*, "Correlation-aware statistical timing analysis with non-Gaussian delay distributions," *Proc. of DAC*, 2005.
- [4] H. Chang *et al.*, "Parameterized block-based statistical timing analysis with non-Gaussian parameters and nonlinear delay functions," *Proc. of DAC*, 2005.
- [5] L. Zhang *et al.*, "Correlation-Preserved Non-Gaussian Statistical Timing Analysis with Quadratic Timing Model," *Proc. of DAC*, 2005.
- [6] J. D. Ma and R. A. Rutenbar, "Interval-valued reduced order statistical interconnect modeling," *Proc. of ICCAD*, 2004.
- [7] A. Lemke, L. Hedrich, and E. Barke, "Analog circuit sizing based on formal methods using affine arithmetic," *Proc. of ICCAD*, 2002.
- [8] D. Ernst *et al.*, "Razor: circuit-level correction of timing errors for low-power operation," *IEEE Micro*, 24(6):10-20, November 2004.
- [9] D. Kouroussis, I. A. Ferzli, and F. N. Najm, "Incremental partitioning-based vectorless power grid verification," *Proc. of ICCAD*, 2005.
- [10] V. P. Kouznetsov, *Interval Statistical Models*, Radio i Svyaz, Moscow, 1991 (In Russian).
- [11] R. E. Moore, *Interval Analysis*, Prentice-Hall, 1966.
- [12] J. Stolfi and L.H. de Figueiredo, "An introduction to affine arithmetic," *TEMA Tend. Mat. Apl. Computing*, 4, No. 3 (2003), 297-312.
- [13] W. Feller, *An Introduction to Probability Theory and Its Applications*, Wiley and Sons, 3rd Edition, 1968.
- [14] H. Godwin, *Inequalities on Distribution Functions*, Hafner, 1964.
- [15] S. Ferson *et al.*, "Constructing probability boxes and Dempster-Shafer structures," Sandia Report, 2002.
- [16] S. Ferson, *RAMAS Risk Calc 4.0 Software: Risk Assessment with Uncertain Numbers*, CRC Press, 2002.
- [17] S. Ferson *et al.*, "Computing variance for interval data is NP-hard," *ACM SIGACT News*, Vol. 23(2), pp. 108-118, June 2002.
- [18] A. Agarwal *et al.*, "Path-based statistical timing analysis considering inter- and intra-die correlations," *TAU*, 2002.
- [19] M. Orshansky and A. Bandyopadhyay, "Fast statistical timing analysis handling arbitrary delay correlations," *Proc. of DAC*, 2004.
- [20] A. Nadas, "Probabilistic PERT," *IBM. J. Res. Develop.*, vol. 23, no. 3, May 1979.
- [21] S. Boyd and L. Vandenberghe, *Convex Optimization*, Cambridge University Press, 2004.
- [22] M. Ceberio *et al.*, "Interval-based robust statistical techniques for non-negative convex functions, with application to timing analysis of computer chips," *Proc. ACM Symp. on Applied Computing*, 2006.
- [23] G. Fishman, *Monte Carlo: Concepts, Algorithms, and Applications*, Springer-Verlag, 1995.
- [24] R. Hitchcock, "Timing verification and the timing analysis program," *Proc. of DAC*, 1982.
- [25] H.-F. Jyu *et al.*, "Statistical timing analysis of combinational logic circuits," *Trans. on VLSI Systems*, vol. 1, (no. 2), pp. 126-37, 1993.
- [26] J. Rice, *Mathematical Statistics and Data Analysis*, Wadsworth & Brooks, 1988.
- [27] Y. Cao *et al.*, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," *Proc. of CICC*, pp. 201-204, 2000.
- [28] PTM: <http://www.eas.asu.edu/~ptm>.