

Silicon Carrier for Computer Systems

Chirag S. Patel
 IBM T. J. Watson Research Center
 1101 Kitchawan Road
 Yorktown Heights, NY 10566
 1-914-945-2943
 pchirag@us.ibm.com

ABSTRACT

System-on-Package (SOP) based on silicon carriers has the potential to provide modular design flexibility and high-performance integration of heterogeneous chip technologies for a wide range of two- and three-dimensional product applications. Key technology enablers include silicon through-vias, high-density wiring, high-I/O chip interconnection, and supporting test and assembly technologies. This paper describes the electrical characterization of key technical elements of the silicon carrier and discusses the significance of those elements in enhancing the overall system performance. The paper also discusses some methodologies that may allow silicon carrier technical elements to be easily integrated within existing EDA tools.

Categories and Subject Descriptors

C.4 [Computer Systems Organization]: Performance of Systems – *design studies, modeling techniques, performance attributes.*

General Terms

Measurement, Performance, and Design.

Keywords

Silicon carrier, System on Package, CMOS scaling, Micro-bumps, electrical modeling, Chip-Package Co-design, computer system.

1. INTRODUCTION

Applications ranging from gaming to digital media to data analytics continue to grow more complex and constantly demand increasing computing power from computer systems [1]. The historic growth in the performance of microprocessors has primarily been responsible for assuring a steady growth in the computing power of computer systems. Traditionally, the growing performance of microprocessors has been sustained by scaling down the minimum dimensions of CMOS devices and increasing the number of transistors on chip. In recent years, however, the difficulties encountered in scaling down of CMOS devices beyond 45 nm and increasing power dissipation on chip have substantially limited the historic growth of microprocessor performance. It is clear that

unconventional methods that focus beyond the scaling of the CMOS devices have to be employed in order to sustain the performance growth of computer systems.

At the system and packaging level, one such method involves use of silicon carrier technology which is capable of providing high I/O density, high speed signaling and efficient power distribution system [7, 15]. By supporting signal wiring pitch of less than 2 μm , I/O density pitch of less than 50 μm , chip proximity of less than 100 μm and host of embedded passive devices as well as integration of heterogeneous technologies, the silicon carrier bridges a wide gap that always existed between the chip and the package and in turn, transforms performance limiting packaging bottlenecks into opportunities that system architects and designers can exploit to sustain the historic performance of computer systems.

Understanding the impact of silicon carrier on system performance and optimizing its design would require designers to run full system simulation including silicon carrier elements. For this reason, it is important that the electrical elements of silicon carrier are well characterized and their electrical models can easily be integrated within the existing EDA tools. This paper describes the electrical characterization of key technical elements of the silicon carrier being developed at IBM research and discusses the significance of those elements in enhancing the overall system performance. The paper also discusses some methodologies that may allow silicon carrier technical elements to be easily integrated within existing EDA tools.

2. SILICON CARRIER

An appreciable amount of papers describing fine pitch and through wafer interconnects in silicon substrate have been published over the last five years [6, 8, 10-11, 14, 18-21], focusing primarily on three-dimensional stacking of chips that strive to achieve greater than 100% packing efficiency for portable electronics and dense memory applications.




Figure 1. Silicon carrier and its electrical elements

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

DAC 2006, July 24–28, 2006, San Francisco, California, U.S.A.
 Copyright 2006 ACM 1-59593-381-6/06/0007...\$5.00.

Several papers have been published recently by IBM research that introduced the silicon carrier technology for a wide range of two- and three-dimensional product applications and presented detailed descriptions of its key technology enablers [2, 5, 7, 15, 16, 22]. In its most basic form, the silicon carrier is a silicon substrate that has fine pitch I/Os and high speed wiring on one side, a typical C4 solder bump on the other side and through-vias that connect the two sides (see Figure 1).

2.1 Electrical Elements

From an electrical perspective, a path traversed by a signal or power I/O on the silicon carrier involves four elements: (i) micro-bump; (ii) wiring; (iii) through-via; and (iv) C4. Depending on the application, the silicon carrier can play a role of a first level package to an entire system ready to be attached to a board. As a result, its electrical elements may be required to conform to a wide range of specifications that can vary significantly from what are considered to be ‘normal’ on chip and package specifications.

Examples of such wide range of specifications include signal net lengths ranging from few hundred microns to tens of millimeters, bus frequencies ranging from few hundred megahertz to tens of gigahertz, application dependent signal and power distribution schemes, micro-bump and through-via pitch ranging from 225 μm to less than 50 μm , or through-via (and consequently silicon carrier) height ranging from 300 μm to less than 50 μm . As it will be discussed in section 3, thorough characterization of silicon carrier has shown that it can be designed to meet such divergent requirements. The challenge, however, lies in developing electrical models that can easily conform to these varying requirements and be simple enough to be integrated in EDA tools.

2.2 EDA Issues

Widespread usage of any new technology not only depends on the advantages it offers, but it also depends on how easily it can be integrated or adapted within the framework of existing design tools. This integration enables the designer to fully assess the potential of the technology. Existing circuit and system simulators have already reached an exemplary level of sophistication in that they are capable of simulating multiple processor core interactions with hierarchical caches through a complex and dense network of signal/power/clock interconnects. The easiest and perhaps the fastest entry point for the silicon carrier within existing EDA environment would be then to build on to this level of sophistication of EDA tools and develop representative electrical models of each one of the silicon carrier electrical elements in such a manner that they could be readily integrated within the tools as just another element of an already complex system.

A signal or a power connection on the silicon carrier can be a combination of its electrical elements grouped into one of the four cases (see Figure 2a – 2d). Figure 2a represents a case where it would be desirable to transfer some of the lossy on-chip wiring to relatively low loss wiring on the silicon carrier. This case advocating the concept of ‘exterconnects’ as described in [13] can help mitigate performance limitations imposed by longest interconnects on chip in a cost effective manner. The path traveled by a signal in this case would involve a designated net length on chip originating from a source (Z_{chip1}), a micro-bump ($Z_{\text{microbump}}$) to exit the chip, an exterconnect ($Z_{\text{Si_Tline}}$), a micro-bump ($Z_{\text{microbump}}$) to reenter the chip and a designated net length on chip terminating on a sink (Z_{chip1}).




Figure 2a.




Figure 2b.




Figure 2c.




Figure 2d.

Figure 2a-2d. Electrical paths for signal and power distribution on silicon carrier and the elements involved

Figure 2b represents a case where multiple homogeneous chips (i.e. all chips are of the same type such as Si BiCMOS) or heterogeneous chips (i.e. chips from different technologies such as Si CMOS and InGaAs optoelectronic component) are assembled onto the silicon carrier to form a system and are required to be interconnected. Such integration takes advantage of the planarity and ease of processibility of the silicon substrate as well as its high density, high performance signaling capability, a combination of features that is not available in other technologies such as polymer based organic or ceramic substrates. This can also represent a case where multiple units of a large chip (i.e. processor core and/or caches) are fabricated individually as smaller chips and then assembled tightly onto the silicon carrier using chip to chip placement distance of less than 100 μm to reformulate the function of a large chip, but as a result, avoiding problems associated with yielding large chips. Electrical elements involved in this case are very similar to that shown in Figure 2a (i.e. a signal goes through two microbumps ($Z_{\text{microbump}}$) and net length ($Z_{\text{Si_Tline}}$)). The only difference is that the line terminates on a second chip involving a sink element on that chip (Z_{chip2}).

Case in Figure 2c involves a chip accessing passive components such as a resistor, an inductor or a capacitor that may be embedded within silicon carrier. In many applications, the passives within silicon carrier are desired because they can be placed very close to the chip. Silicon carriers with micro-bump height as small as 8 μm have been reported [16]. Such close proximity can significantly enhance the effectiveness of the passives in improving chip performance. For example, silicon carriers with decoupling trench capacitors having the capacitance of 2.5-2.7 $\mu\text{F}/\text{cm}^2$ have been designed and characterized [7]. This high density of capacitance and its close proximity can provide low inductance decoupling for high performance chips. In this case an additional element called Z_{passive} is introduced. Finally, case in Figure 2d represents a situation where a signal or power is traversing the silicon carrier as a result of traveling between the chip and the ‘outside world.’ Besides the micro-bump and a net length, the through-via ($Z_{\text{Thru_via}}$) and C4 connection (Z_{C4}) are involved in this situation. These four cases represent the most basic uses of silicon carrier in computer systems. There could be other variations, but at the minimum, those variations would involve a sub-set of the electrical elements discussed in section 2.1.

The most important characteristic of Figure 2a – 2d is that, electrically, each one of the silicon carrier element can be modeled

similar to an on-chip component once its parasitic R, L, C are characterized. The micro-bump and through-via can each be modeled similar to an on-chip inter-metal via, the passive elements can be modeled as on-chip passive components and the interconnects or signal lines can be modeled with simple modification as on-chip signal nets. These elements can then be made part of a design and simulation kit. This would allow the designers building a chip or an architect trying to analyze the system to make these components an integral part of the design just like CMOS devices and back end metal levels.

There are several trade-offs that an on-chip designer may face in choosing the silicon carrier technology. Clocking and clock distribution can be a challenge in applications where a large die is only physically partitioned into smaller chips and coherent clocking is still expected. This can be mitigated by architecting the large die as a system of small chips. If the system uses a silicon carrier, inherently, it cannot be tested without a silicon carrier. This might pose a challenge in the cases where wafer level full functional testability is required. An efficient solution to this problem is currently being investigated at IBM research. Because of close placement of chips on the silicon carrier, heat removal may become an issue for chips dissipating large amount of power. However, latest development in thermal interface materials and copper heat sinks coupled with micro-channel liquid cooling assure heat removal capability of greater than 300 W/cm^2 [3]. Additionally, chips that are assembled on the silicon carrier can be thinned down to the same thickness using well developed wafer thinning technologies [9]. This would provide a planar surface across the chips that could then be used to attach a heat sink. In addition to these, a designer will face multitude of performance trade-offs while designing the silicon carrier electrical elements. These trade-offs are discussed in the next section.

Out of the four basic electrical elements of the silicon carrier mentioned in section 2.1, the parasitics of three of them are analyzed in section 3. The significance of these elements in enhancing the overall system performance is also discussed. C4 connections have been extensively characterized over the last 40 years and aren't discussed in section 3. A fairly recent handbook captures much of its characterization [17].

3. CHARACTERIZATION OF SILICON CARRIER ELECTRICAL ELEMENTS

3.1 Micro-bumps

Micro-bumps are the primary interface that is traversed every time data and power are exchanged between the chips and silicon carrier. For high performance systems, it is essential to maximize the density of micro-bumps and minimize its electrical parasitics. A larger number of micro-bumps, if available, can be used as signal I/Os to increase the width of the bus between two chips or between a chip and its memory caches and as a result, significantly increase overall bandwidth of the system. They can also be used as power I/Os in a power distribution grid to substantially reduce DC drops in power grids. The micro-bumps would be deemed useless if their parasitics negated any of the aforementioned gains in signal or power distribution. Hence, it is equally critical to minimize the electrical parasitics of the micro-bumps; the ultimate limit of which would be to reach a point where micro-bump parasitics become comparable to that of an on-chip back end of the line (BEOL) via.

Area array micro-bumps with nominal diameters of $50 \mu\text{m}$ and $25 \mu\text{m}$ and pitch of $100 \mu\text{m}$ and $50 \mu\text{m}$, respectively, have been fabricated (see Figure 3) on the silicon carrier and electrically characterized [16, 22]. DC contact resistances equaling $14 \text{ m}\Omega$ and $17 \text{ m}\Omega$ were obtained for $50 \mu\text{m}$ and $25 \mu\text{m}$ micro-bumps, respectively [22]. By comparison, DC contact resistance of a typical $100 \mu\text{m}$ diameter C4 bump is about $5 \text{ m}\Omega$ [2]. The resistances include contribution of a pad that lies underneath the micro-bump. The absolute resistance of micro-bump is higher than a normal C4. But because the density of micro-bumps is higher than that of typical C4 having $100 \mu\text{m}$ diameter, $200 \mu\text{m}$ pitch, the equivalent resistance of micro-bumps per unit area is less than that of C4. As a result, for a fixed current density, the DC power drop in the micro-bumps will be lower than C4. For example, $4/4$ array of sixteen $50 \mu\text{m}$ pitch micro-bumps can replace one $200 \mu\text{m}$ pitch C4 bump. Not only the effective area serviced by a power micro-bump is reduced by a factor of 16 (yielding a shorter connection path between a source and a sink), but total current within that area is also reduced by a factor of 16. These two combined achieve reduced DC drops in power grids.




Figure 3. Silicon carrier with $50 \mu\text{m}$ pitch micro-bumps

Micro-bumps with $50 \mu\text{m}$ diameter, $100 \mu\text{m}$ pitch were characterized up to 40 GHz using transmission line test macros in [16] and performing time and frequency domain measurements. 6 ps of additional delay and less than 0.5 dB of transmission losses were measured when going through a $50 \mu\text{m}$ diameter micro-bump. For clock frequencies up to 10 GHz , 6 ps is a small fraction of the clock cycle and a negligible adder to inter chip communication links at these frequencies. The delay and the losses are expected to reduce as the micro-bump diameter and its respective pad is scaled down to smaller dimensions. Non-uniform current crowding and spreading resistance play a significant role in determining the electrical parasitics of micro-bumps [22] and make it difficult to deduce a simple scalar model that predicts the impact of micro-bump dimension scaling on its electrical parasitics. Derivation of such model is a subject for future investigation. However, AC/DC characterization of 50 and $25 \mu\text{m}$ micro-bumps that have been performed thus far are sufficient for constructing micro-bump elemental models and making them discretely available within the EDA tools.

3.2 Wiring

The wiring on the silicon carrier is one of the most versatile elements. It has to conform to a wide range of specifications such as $1\text{-}20 \text{ GHz}$ operational frequency or $1\text{-}50 \text{ mm}$ signal net lengths. This variance in frequency and net lengths are further complicated with additional requirements of link loss budgets that specify transmission and return losses on interconnects. In general, the wiring levels on the silicon carrier are similar to top most on-chip BEOL levels. The main difference being that silicon carrier wires

can be designed to be 2-3X thicker than BEOL wires and as a result, have lower transmission and power losses. High fidelity signaling and effectively lower cross talk can be achieved by carefully shielding the signal lines in-plane and/or out-of-plane through various signaling schemes. Problems arising from via blockages and wire limited routing can also be alleviated to a certain degree by making use of silicon carrier wires and designating them as a separate tier or an extension of on-chip wiring levels as described in [12].

To characterize high speed signal performance of wires in silicon carrier, two separate test sites that included hundreds of test macros covering the wide range of operating frequencies, net lengths, and signaling schemes were designed and measured in time and frequency domain.




Figure 4. Measured and simulated attenuation per unit length for differential microstrips and corresponding eye

One test site focused on design of a high speed electrical-optical transceiver operating at an aggregate bandwidth of 1 Tbit/sec [15]. This test site explored high speed differential microstrip lines that could operate in 10-20 GHz frequency range with less than 5 dB/cm transmission losses. Three levels of wiring (one each for power, ground and signal) were fabricated on the silicon carrier. The differential microstrip transmission lines were designed with a line width of $4.5\ \mu\text{m}$, space of $15\ \mu\text{m}$ and a channel to channel spacing of approximately $100\ \mu\text{m}$. As shown in Figure 4, signal attenuation on such lines was measured to be approximately 4.3 dB/cm at 20 GHz and relatively wide eye openings were measured at a data rate of 20 Gbps.

The second test site focused on design of a high bandwidth computing node. This test site was designed to achieve maximum bisection bandwidth by maximizing signal wiring density that could operate in 1-10 GHz frequency range. The impact of high wiring density on signal integrity was also explored by studying different types of signaling schemes (see Figure 5).




Figure 5. Silicon carrier signaling schemes

Case I examined the effect of in-plane and out-of-plane shielding on signal performance. Case II represented a typical packaging situation where signal levels are sandwiched between power and ground levels. Case III represented a wire limited chip where power, ground and signals may be forced to share a level. And finally, case IV represented plane-pair scenario. Both the line length and line density (i.e. width, space and pitch) were varied for each one of the four cases and impact of those variations on signal transmission and integrity were examined by performing time delay transmission (TDT) and far end noise (FEN) measurements in time domain as well as s-parameter measurements in frequency domain. Complete analysis and description of the results is beyond the scope of this paper. A small subset of results have been compiled (see Figure 6).




Figure 6. ϕ and FEN values for a subset of signal lines on silicon carrier (line length = 2.5 mm for all data in this figure).

Figure 6 plots the FEN and bisection bandwidth (ϕ) on $y1$ and $y2$, respectively, for a number of cases labeled on the x-axis. The ϕ is a factor that is obtained by dividing the 3dB frequency of the line by its minimum wiring pitch. ϕ (having units of GHz/ μm) represents a metric that should be maximized in order to achieve the highest possible bandwidth on the silicon carrier. For example, consider a case where signal A is operating at 10 GHz and a wiring pitch of $50\ \mu\text{m}$ and signal B is operating at 2 GHz and wiring pitch of $4\ \mu\text{m}$.

For a bisection measuring 1 mm across, signal A with θ of 0.2 GHz/ μ m results in 200 Gbps bandwidth whereas signal B with θ of 0.5 GHz/ μ m results in 500 Gbps bandwidth. Hence, the normalization of signal frequency by its wiring pitch is helpful in readily assessing signal performance of silicon carrier wiring for applications desiring high computing power. For cases plotted in Figure 6, signal lines could be optimized to obtain FEN values between 1.2 to 35% and simultaneously, this would correspond to a θ value ranging from 1.5 to 6.5 GHz/ μ m. If FEN budget is given and if maximum bandwidth is desired, a designer would pick a signal case yielding the highest θ . Depending on the design of these signal nets on silicon carrier, their characteristics range from mostly RC to LC to anywhere in between.

These can therefore be modeled as lossy transmission lines, detailed discussion on which is provided in [4], and used in EDA tools. Distributed RLGC representation of these lossy lines also provided very good agreement with the measured results.

3.3 Through-vias

Through-vias bring the power and signals from the ‘outside’ world and supply them to the chip using the wiring on the silicon carrier. The inductance and the current carrying capacity of a through-via are important parameters that aid in efficient power distribution. Low inductance is highly desirable to minimize Ldi/dt voltage drops in power delivery networks for ASICs or microprocessors. With rapid increases in on chip power dissipation, the through-vias are also required to withstand higher current flow. Through-via that has an annular column of metal with a silicon post intact inside the annulus was reported to be a reliable structure [2]. The annulus of the through-via is filled with copper or tungsten conductor. Depending on the type of application, the thickness of the annulus can range from 2-6 μ m whereas its height can range from 50-200 μ m. Because C4 solder bumps are used to connect silicon carrier to the next level, the inner diameter of the annulus and the pitch are typically fixed at 50 μ m and 225 μ m, respectively.

Inductance of two different heights of silicon carrier through-vias was measured using vector network analyzer [5]. Per unit length inductance of a through-via was measured to be approximately 0.15 pH/ μ m, the smallest reported value for through-vias in silicon. This value of inductance was observed to scale linearly with the height of through-via. For example, the measured inductance for 185 μ m tall through-via was 41 pH and that for 271 μ m tall through-via was 63 pH. The DC resistance of a through-via was also measured and depending on the metal fill it was found to be within 0.16-0.25 m Ω / μ m [2]. Preliminary measurements aimed at understanding the maximum current carrying capacity of a through-via showed that as much as 1 amp was passed through a via prior to failure of peripheral wiring used in the test setup. The low inductance, low resistance, high current carrying capacity coupled with high density micro-bumps and low loss (DC power) electrical wiring provide an effective savings on total power dissipation within the supply grid and in turn, aid in increasing overall system performance.

To ascertain how much additional delay was incurred as a result of sending a signal through a through-via, TDT measurements were made on samples with and without through-vias. Figures 7a and 7b show the TDT results for two separate macros which conclusively establish a negligible 3 dB delay of 0.75 ps for traversing a through-via. The through-via in this case was filled with tungsten and its height was 60 μ m. Derivation of per unit length resistance and

inductance values for through-vias makes it much easier to develop a representative RLC model that can be scaled based on the geometry of the through-via and integrated within EDA tools.




Figure 7a.




Figure 7b.

Figure 7a-7b. TDT measurements of silicon carriers with and without a through-via show a 3 dB delay of 0.75 ps

4. CONCLUSIONS

Electrical characterization of key electrical elements of the silicon carrier being developed at IBM research and the significance of those elements in enhancing the overall system performance has been described. Some methodologies that may allow silicon carrier technical elements to be easily integrated within existing EDA tools are also discussed. In particular, the elements have the following electrical characteristics:

Micro-bumps

- DC resistance \approx 14-17 m Ω
- -3 dB delay \approx 6 ps (including pads)
- Less than 0.5 dB loss up to 40 GHz
- Current Carrying capacity in excess of 100 mA

Wiring

- f-3dB for 2.5 mm line lengths \approx 6.5 to 11.7 GHz
- Far End X-talk range 1.2 to 39%
- Differential Microstrip T-lines up to 20 Gbps with 4.5 dB/cm attenuation

Through-via

- Inductance $\approx 0.15 \text{ pH}/\mu\text{m}$
- DC resistance $\approx 0.16 - 0.25 \text{ m}\Omega/\mu\text{m}$
- -3 dB delay $\approx 0.75 \text{ ps}$
- Estimated Current Carrying capacity $f \text{ } 1.0 \text{ A}$

These values and general characterization can be used to form the electrical models which can be integrated within existing EDA tools. This would permit the designers to fully simulate the system with silicon carrier and optimize its impact on overall system performance.

5. ACKNOWLEDGMENTS

The author would like to thank Alina Deutsch, Keith Jenkins and Christopher Surovic at IBM research for their support in measuring the performance of wiring levels on the silicon carrier. The author is also grateful to the members of the silicon carrier team whose prior publications on this topic have been referenced in this paper. This work has been partially supported by Maryland Procurement Office (MPO) Contract H98230-04-C-0920.

6. REFERENCES

- [1] Agerwala, T. and Gupta, M. Systems research challenges: A scale-out perspective. *IBM Journal of Research and Development*, 50, 2/3 (Mar. 2006), p. 173-179.
- [2] Andry, P., et al.. A CMOS-compatible process for fabricating electrical through-vias in silicon. *Proc 56th Electronic Components and Technology Conf.*, San Diego, CA, 2006.
- [3] Colgan, E. G., et al. A Practical Implementation of Silicon Microchannel Coolers for High Power Chips. *IEEE SEMITHERM*, 2005, p. 1-7.
- [4] Deutsch, A., et. al. On-Chip Wiring Design Challenges for Gigahertz Operation. *Proceedings of the IEEE*. 89(4), April 2001, p. 529-555.
- [5] Jenkins, K. A. and Patel, C. S. Copper-filled through wafer vias with very low inductance. *2005 International Interconnect Technology Conference*, June 2005, p. 144-146.
- [6] Klumpp, A., Merkel, R., Wieland, R. and Ramm, P. Chip-to-Wafer Stacking Technology for 3D System Integration. *Proc 53th Electronic Components and Technology Conf.*, 2003, p. 1080 - 1083.
- [7] Knickerbocker J. U., et al. Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch interconnection. *IBM Journal of Research and Development*. 49(4/5), 2005, p. 725-754.
- [8] Kripesh, V. et al. Three Dimensional System-in-Package using Stacked Si Platform Technology. *IEEE Trans. On Advanced Packaging*, 28, 3, (Aug. 2005).
- [9] Landesberger, C., Klink, G., Schwinn, G., and Aschenbrenner, R. New dicing and thinning concept improves mechanical reliability of ultra-thin silicon. *Int. Symp. Adv. Packaging Materials*, (2001): p. 92 - 97.
- [10] Larson, L. and Jessie, D. Advances in RF packaging technologies for next-generation wireless communications applications. *Proc. IEEE Custom Integrated Circuits Conference*, San Jose, CA, September 2003, p.323-330.
- [11] Matsumoto, T., et. al. Three-Dimensional Integration Technology Based on Wafer Bonding Technique Using Micro-Bumps. *Ext. Abstr. 1995 Int. Conf. Solid State Devices Materials*, Osaka, Japan, 1995, p. 1073 - 1074.
- [12] Meindl, J. D., Davis, J. A., Zarkesh-Ha, P., Patel, C.S., Martin, K. P., Kohn, P. A. Interconnect opportunities for gigascale integration. *IBM Journal of Research and Development*. 46(2/3), 2002, p. 245-264.
- [13] Naeemi, A., Patel, C. S., Bakir, M. S., Zarkesh-Ha, P., Martin, K. P. and Meindl, J. D. Sea of Leads: A Disruptive Paradigm for a System On a Chip (SOC). *IEEE International Solid State Circuits Conference (ISSCC)*, Feb. 2001, San Francisco, CA, p.280-281
- [14] Nelson, D. W. et al. A 3D Interconnect Methodology Applied to iA32-class Architectures for Performance Improvement through RC Mitigation. *Proc 2004 VMIC Conf*, Waikoloa Beach, HI, October 2004, p. 78 – 83.
- [15] Patel, C.S. et al. Silicon Carrier with Deep Through Vias, Fine Pitch Wiring and Through Cavity for Parallel Optical Transceiver. *Proceedings of the 55th Electronic Components and Technology Conf*, Lake Buena Vista, FL, 2005, p. 1318 – 1324.
- [16] Patel, C. S., et. al. Characterization of flip chip microjoins up to 40 GHz using silicon carrier. *2005 International Interconnect Technology Conference*, June 2005, p. 129-131.
- [17] Putlitz, K. and Totta, P. (editors). *Area Array Interconnection Handbook*. Springer Publications. 2001, 1192 pages.
- [18] Spiesshoefer, S., and Schaper, L. IC Stacking Technology Using Fine Pitch Nanoscale Through Silicon Vias. *Proc 53rd Electronic Components and Technology Conf.*, 2003, p. 631 - 633.
- [19] Tanida, K. et al. Ultra High-Density Chip Stacking Technology. *Proc 53rd Electronic Components and Technology Conf*, 2003, p. 1084 1089.
- [20] Takahashi, K et al. Current Status of Research and Development for Three-Dimensional Chip Stacking Technology. *Jpn. J. Appl. Phys.* 40 (2001), p. 3032 - 3037.
- [21] Umamoto, M., Tanida, K., Nemoto, Y., Hoshino, M., Kojima, M., Shirai, Y. and Takahashi, K. High-Performance Vertical Interconnection for High-Density 3D Chip Stacking Package. *Proc 54th Electronic Components and Technology Conf.*, 2003, p. 616 - 623.
- [22] Wright, S. et al, "Characterization of Micro-bump C4 Interconnects for Si-Carrier SOP Applications," *Proc 56th Electronic Components and Technology Conf.*, San Diego, CA, 2006.