PELE: Pre-emphasis & Equalization Link Estimator to Address the Effects of Signal Integrity Limitations

Wm. Bereza, Yuming Tao, Shoujun Wang, Tad Kwasniewski and Rakesh H. Patel*

Altera Corporation
101-411 Legget Dr.
Kanata, Ontario
Canada, K2K 3C9
+1 (613) 591-6704

* Altera Corporation
101 Innovation Dr.
San Jose, CA
USA, 95134
+1 (408) 544-7372

ABSTRACT
This paper discusses a methodology employed to create a tool that quantifies the effects of signal integrity limitations particularly for high-speed applications. The tool is based on a platform of routines which predict performance over high-speed links. It contains routines that optimize transmitter pre-emphasis and receiver equalization that lead to superior BER performance. The tool is qualified against Agilent's ADS simulator and correlated to measurements.

Categories and Subject Descriptors
B.4.4 [**I/O and Data Communications**]: Performance Analysis and Design Aids

General Terms
Algorithms, Measurement, Performance, Design, Verification.

Keywords
Analysis and optimization, signal integrity; layout; simulation beyond the die

1. INTRODUCTION
Link design, at the system-level, generally involves tradeoffs between cost, complexity, density and performance. A typical channel can consist of a transmit daughtercard, a PCB backplane, a receiver daughtercard with connectors in-between. As data rates increase, effects that degrade signal integrity (SI) such as trace skin effect, dielectric losses, connector and package discontinuities become more prevalent and often lead to performance consequences [1],[2]. This is compounded by the fact that many customers wish to use legacy backplanes or avoid the use of esoteric materials and manufacturing techniques.

To aid the link designer, SerDes vendors now offer transceivers which include an overall increased number of pre- and post-tap pre-emphasis, equalization gain, and pole/zero settings to overcome SI-related degradation in the link. However, exercising each possible

combination through exhaustive transient simulations can take several man-months of effort to converge on possible solutions due to this additional sophistication. It is for this reason, coupled with customers' requirement to minimize BER in the system through optimization, that we created "PELE", our tool name which is an acronym for Pre-emphasis and Equalization Link Estimator.

PELE is built upon a modular and expandable framework. Central is its ability to optimize pre-emphasis and equalization settings and predict near- and far-end eye diagrams for any given link. The link itself is represented end-to-end by either measured or simulated S-parameters. The package is excluded as part of the link, but is included as part of the transmitter and receiver. This can't be ignored since packages often contain impedance discontinuities which show up as multi-path reflections between the transmitter and output package pin, as well as in between the input package pin and the receiver. The transmitter and equalizer are represented by behavioral models which, upon running PELE, allow us to quickly converge on an initial best setting.

The organization of this paper is as follows: First, a behavioral modeling methodology of the high-speed transceiver is presented. Secondly, the framework surrounding the mathematical processes and the optimization of FIR filter-based pre-emphasis and equalization is discussed. Agilent ADS and/or measurements are shown that demonstrate good correlation. Finally, a summary is presented.

2. MATLAB BEHAVIORAL MODELING
We designed PELE to be a fast simulation platform, thus behavioral models were used to represent the transmitter and equalizer as opposed to by either IBIS or Hspice models. IBIS models are not always suitable for high-speed serial I/O due to some limitations. Hspice models can reflect fairly accurately the transistor-level characteristics of transceivers used in high-speed designs; however they are still fairly complex and time consuming. The resulting simulation time, in the context of a serial link, can take hours or days to accomplish a single simulation run.

Recently, some EDA tool suppliers in partner with IC vendors provide proprietary behavioral I/O models in their board design tool which can be used to validate links with faster results. However, this approach relies on modeling devices through language representation [3]. We avoid restricting ourselves to the limitations of a language and keep the full mathematical flexibility as needed to guarantee good correlation.

Effects such as on-chip parasitics and package bump-to-ball trace characteristics and particularly how they terminate, can largely

influence the results due to band limitation, reflections and skew which need to be included in the overall modeling for accurate results. Good correlation at this level is a necessary requirement in order for overall link correlations to be successful.

2.1 Tx Pre-emphasis Behavioral Modeling

Transmitter pre-emphasis is a widely used technique to help overcome ISI but too much of it can be just as detrimental as too little pre-emphasis. To explore this, we created a transmitter behavioral model by utilizing established matrix manipulation routines [4]. These computations take place in both the frequency and time domain.

Figure 1 Transmitter behavioral modeling flow chart

Figure 1 shows the flowchart that graphically describes the creation of these models. PRBS data patterns can be generated with arbitrary bit width at any specified data-rate and amplitude.

Transmitter pre-emphasis is first generated using a discrete Z-domain FIR filter. For accuracy, the model created uses tap-coefficients extracted from either transistor-level simulations or measurement data. This reflects the actual behavior of a transmitter necessary for accuracy in the behavioral model. This approach allows a straightforward implementation of multi-tap pre-emphasis.

A multi-pole filter is then employed to model the transistor switching behavior, parasitic and output loading conditions. Taking for example the transmitter, the actual amplitude seen is limited due to finite supply voltage so the model must account for headroom limitations, transistor charge-sharing effects as well as parasitics from routing, ESD and bump pads. These factors naturally limit the edge-rate of output signals and are accounted for in the behavioral model. On a per-amplitude setting basis, these effects can be encompassed as a synthetic multi-pole filter, which can be represented by the following transfer function

$$H(\omega) = \frac{1}{(1 + j\omega / p_1)(1 + j\omega / q_n)^n}$$

where p_1 and q_n are poles and n is the order.

2.2 Rx Equalizer Modeling

Equalization techniques are commonly used to compensate for ISI in addition to, or as a replacement for, pre-emphasis. The equalizer is represented, in its simplest form, by a continuous-time transfer function which has programmable gain, zero and pole locations. Again, the transfer function is generated from extracted transistor-level simulations of the actual equalizer.

2.3 Behavioral Model Correlation

Validation of behavioral models is performed by correlating them with both extracted circuit-level simulations and measurements.

(a)   (b)

Figure 2 Tx output eye-diagram correlation: (a) measurement; (b) simulation from behavioral model

An example of an eye-diagram seen at the output of our transmitter (near-end) at 6.5Gb/s is shown in Figure 2. As seen, the amplitude and shape match fairly well. It is important to note that the measurement has a component of RJ and other DJ components on it that accentuates the measured curve over the simulated one. Jitter separation is employed to de-embed the RJ, and other DJ components, thus confirming the ISI component for any given PRBS input pattern.

Good overall link correlation can only be achieved when a high-degree of precision in the behavioral models is obtained. As a result, considerable effort goes into modeling non-idealities of each component so as to avoid loss of accuracy.

3. SIMULATION PLATFORM

3.1 Overall Framework

A high-level diagram of the overall platform that shows how the link is modeled and driven is shown in Figure 3.

Figure 3 Block diagram of a full link simulation platform

The platform shown has the link represented by S-parameters and offers options to minimize the effects from ISI through the different signaling techniques, optimization algorithms and/or manually setting those options available to the user. Once the tap coefficients and equalization settings are obtained, the eye diagrams can be plotted at specified locations (as shown in the figure) and parameters associated with the eye-diagram (e.g. eye opening width and height) can be extracted for any given input data pattern.

For ease of use, a user interface guides the process of data entry. The user is requested to load the backplane or link S-parameter data file, choose the Altera transceiver product and one of four-optimization modes. Available choices at this time include

1) Tx is manually set, with Rx automatically optimized
2) Rx is manually set, with Tx automatically optimized
3) Both Tx and Rx are automatically optimized and
4) Both Tx and Rx are manually set.

Depending on the optimization mode selected, users need to specify the transmitter output amplitude, data rate, and pre-emphasis setting. The simulator then automatically determines the optimal setting for the particular backplane or link of interest.

PELE will plot the S-parameter characteristics of the link as a function of frequency with an option to plot the impulse response with and without transmitter pre-emphasis. All eye-diagrams are shown with and without pre-emphasis and/or equalization. Eye opening characteristics are generated textually as well.

3.2 Link Signal Processing

The second point made earlier which allows for fast simulation is the mathematical, signal processing approach used in PELE. PELE relies on considerable manipulation between time- and frequency-domains in order to process signals through the link. Referring to Figure 4, the transmitter accepts ideal data symbols and pre-distorts them according the behavioral model. Naturally, the output is subsequently degraded when passed through the link. This degradation is determined by first obtaining the channel impulse response by applying the Inverse Fast Fourier Transform (IFFT) to the S-parameters representative of the link. The transmitter's output is then convolved with the impulse response yielding the distorted data seen at the far-end of the channel.

Determining the quality of the signal at the output of the receiver (i.e. seen at the input of a clock/data recovery circuitry) can be approached in a couple of ways. However, since our equalizer is defined as a frequency-domain transfer function, we can simply take the pre-distorted transmitter output signal and multiply that with the S-parameters of the link and receiver transfer function. Thus, our approach was to first perform an FFT after the Tx behavioral model and multiply that with the channel frequency response and equalizer's behavioral model in the frequency domain. Once done, an IFFT is performed to see the time-domain output of the receiver to then allow optimization to take place.

3.3 Optimization

It was mentioned earlier that such a large number of transceiver settings at the customer's disposal implies considerable effort to explore through all the combinations. Not only is this true from a conventional transient simulation perspective (ie. Spice, etc), but also it is true of PELE as well. For that reason, an algorithmic approach is used to help converge on suggested solutions.

When optimizing transmit amplitude and pre-emphasis settings, the far-end distorted data and the error signal, as defined by the difference between the delayed training data and the input data, go into the convergence engine [5], [6] whose algorithm is given by

$$C(n+1) = C(n) + \mu \cdot u \cdot e \qquad (2)$$

where C is the tap coefficient, μ is the step size, u is the distorted signal, and e is the error signal. The convergence of error drives the pre-emphasis tap coefficients to their optimal values shown in Figure 4. The tap coefficients are variable, quantized to the available settings in the product. At the end of this process, time-domain simulations are performed with the resulting eye-diagrams displayed.


Figure 4 Tx Signal Path & Optimization Flowchart.

Similarly, equalizer performance can be optimized leading to suggested settings for a given link. As shown in Figure 5, the Tx output data pattern is first converted to the frequency domain, then multiplied by both the channel frequency response and the Rx equalization model represented by its transfer function. The product of the above three parts is converted back to time domain through an IFFT process. Finally an optimization algorithm is repeatedly applied to this process to seek for an optimal equalizer setting.


Figure 5 Rx Signal Path & Optimization Flowchart

3.4 Results

Correlation between PELE, transient simulation and measurements is accomplished using a suite of backplanes available to us. Three backplanes were selected to represent the worst-, typical- and best-case customer scenarios.

A full correlation process requires each and every setting to be exercised and compared. This is doable as the measurement process can be automated so that all eye diagrams can be captured and compared. As the output of the equalizer is not easily seen off-chip, BER is predicted and compared as part of the measurement correlation process.

Furthermore, as regards equalization, we qualify our optimization approach by comparing transistor-level ADS simulation results for tap settings surrounding the optimized result. One example has been given in

Figure **6** demonstrates the predicted optimal setting of the analog equalizer after receiving data across a 56 inch FR4 backplane. Here, PELE automatically finds a setting for the equalizer for this particular backplane as shown on the left-hand side. On the right-hand side of the figure are equalizer outputs from ADS simulation yielding the best eye, bracketed by results with one setting higher and one lower. Clearly, one setting higher or lower shows poorer performance.

Figure 6 A qualification example of Equalization. PELE's choice vs. ADS bracketed settings.

An example of far-end correlation between PELE and measurement can be seen in Figure 7 validating accuracy.

Figure 7 Far-end eye-diagrams correlation between the link simulator and measurement (3.125Gb/s data across 34" FR4 backplane).

Since the objective of any system is to achieve a minimum BER, we need to look at and include total jitter. This is particularly necessary when helping to qualify the equalizer as regards measurement, vs. predicted results. Conventional transient simulations generally yield DJ-related values. The RJ component is obtained from either transmit phase noise or jitter measurement. Armed with the DJ simulated through the link within PELE, and the RJ supplied, the BER becomes predictable through known methods [7] and is used to help overall correlation.

It is interesting to note that the Optical Internetworking Forum (OIF) supports a transceiver modeling program called "StatEye", used to support compliance testing of backplane channels. It too was designed to support fast simulation speed. One differentiator of our platform is the inclusion of precision transmitter and receiver models that can be correlated with measurements. A second differentiator is input pattern dependence, again key for correlation of PELE simulations against simulations and measurements.

4. SUMMARY

PELE was originally created to address and quantify signal integrity limitations and then demonstrate the ability to overcome them. This tool enables us to quickly incorporate an arbitrary link and ascertain the viability of employing and varying the different signaling techniques available. An example application of PELE would be to consider minimizing power consumption by reducing transmit amplitude, vary pre-emphasis, then rely on equalization to maintain a BER specification.

A secondary application of PELE has been instrumental in assessing the types and levels of signaling required in next-generation transceiver products. This is achieved by allowing a version of this platform to be unlimited in its transmitter and equalizer's abilities.

This tool allows quick turn-around time when undergoing feasibility and performing design and is meant to help reduce time-to-market times for product development.

5. ACKNOWLEDGMENTS

6. REFERENCES

[1] Liu, J. and Lin, X., Equalization in high-speed communication systems, *IEEE Circuits and Systems Magazine, PP. 1-14.*

[2] Gisin, F., Pantic-Tanner, Z., Design advances in PCB/backplane interconnects for the propagation of high speed Gb/s digital signals, *6th International Conference on Telecommunications in Modern Satellite, cable Cable and Broadcasting Service, Volume 1, Oct. 2003, PP. 184-191*

[3] Altera Stratix GX Design-in Kit for Cadence Allegro Platform,http://www.cadence.co.in/community/allegro/Resources/kits_designin/FPGA/dk_AlteraSTratixGX.pdf

[4] MATLAB User Manuals, *MathWorks, Inc.*

[5] Tao, Y,. Bereza, W., et al. A signal integrity-based link performance simulation platform, *IEEE 2005 CICC, San Jose, CA, USA, PP. 725-728.*

[6] Li, M., Tao, Y., Wang, S., Kwasniewski, T., Studies on FIR Filter Pre-emphasis for High-Speed Backplane Data Transmission, *Proceedings of GSPx, Sept 27~30, 2004.*

[7]Stephens, R., Jitter analysis: The dual-Dirac model, RJ/DJ,and Q-scale, *Agilent Technologies Whitepaper, 2004.*