



















































Making chip biases

- 1. Gather all required biasing information for chip
- Develop core level SPICE simulation running using bias *currents* (i.e. all gate bias voltages are generated by driving currents into diode connected transistors)
- 3. Build biasgen schematic from design kit, simulate chip level with biasgen
- 4. Run biasgen compiler to build biasgen layout from schematic
- 5. Integrate with core and padframe