

CY7C68013A/CY7C68015A EZ-USB FX2LP™ USB Microcontroller High-Speed USB Peripheral Controller



TABLE OF CONTENTS

1.0	EZ-USB FX2LP FEATURES	6
2.0	APPLICATIONS	7
3.0	FUNCTIONAL OVERVIEW	8
	3.1 USB Signaling Speed	8
	3.2 8051 Microprocessor	
	3.2.1 8051 Clock Frequency	
	3.2.2 USARTS	
	3.2.3 Special Function Registers	8
	3.3 I ² C Bus	8
	3.4 Buses	9
	3.5 USB Boot Methods	9
	3.6 ReNumeration™	
	3.7 Bus-powered Applications	
	3.8 Interrupt System	
	3.8.1 INT2 Interrupt Request and Enable Registers	
	3.8.2 USB-Interrupt Autovectors	
	3.8.3 FIFO/GPIF Interrupt (INT4)	
	3.9 Reset and Wakeup	
	3.9.1 Reset Pin	
	3.9.2 Wakeup Pins	
	3.10.1 Size	
	3.10.2 Internal Code Memory, EA = 0	
	3.10.3 External Code Memory, EA = 1	
	3.11 Register Addresses	
	3.12 Endpoint RAM	15
	3.12.1 Size	.15
	3.12.2 Organization	
	3.12.3 Setup Data Buffer	
	3.12.4 Endpoint Configurations (High-speed Mode)	
	3.12.5 Default Full-Speed Alternate Settings	
	3.12.6 Default High-Speed Alternate Settings	
	3.13.1 Architecture	
	3.13.2 Master/Slave Control Signals	
	3.13.3 GPIF and FIFO Clock Rates	
	3.14 GPIF	
	3.14.1 Six Control OUT Signals	
	3.14.2 Six Ready IN Signals	
	3.14.3 Nine GPIF Address OUT Signals	
	3.14.4 Long Transfer Mode	
	3.15 ECC Generation	
	3.15.1 ECC Implementation	
	3.16 USB Uploads and Downloads	
	3.18 I ² C Controller	
	3.18.1 I ² C Port Pins	
	3.18.2 I ² C Interface Boot Load Access	
	3.18.3 I ² C Interface General Purpose Access	





3.19 Compatible with Previous Generation EZ-USB FX2 3.20 CY7C68013A and CY7C68015A Differences 4.1 PIN ASSIGNMENTS 4.1 CY7C68013A/15A Pin Descriptions 5.0 REGISTER SUMMARY 3.6.0 ABSOLUTE MAXIMUM RATINGS 4.1 OPERATING CONDITIONS 4.1 USB Transceiver 8.1 USB Transceiver 9.0 AC ELECTRICAL CHARACTERISTICS 4.1 USB Transceiver 9.1 USB Transceiver 9.2 Program Memory Read 9.2 Program Memory Read 9.4 Data Memory Write 9.5 GPIF Synchronous Signals 9.6 Slave FIFO Synchronous Read 4.7 Slave FIFO Asynchronous Read 9.8 Slave FIFO Synchronous Write 9.9 Slave FIFO Asynchronous Packet End Strobe 9.11 Slave FIFO Output Enable 9.12 Slave FIFO Output Enable 9.13 Slave FIFO Output Enable 9.14 Slave FIFO Output Enable 9.15 Slave FIFO Output Enable 9.16 Slave FIFO Output Enable 9.17 Slave FIFO Output Enable 9.18 Slave FIFO Synchronous Address 9.15 Slave FIFO Synchronous Address 9.16 Slave FIFO Synchronous Address 9.16 Slave FIFO Synchronous Address 9.17 Slave FIFO Synchronous Address 9.18 Slave FIFO Synchronous Address 9.19 Slave FIFO Synchronous Address 9.16 Sequence Diagram 9.16 Sequence Diagram 9.16 Sequence Diagram of a Single and Burst Asynchronous Read 9.16 Sequence Diagram of a Single and Burst Asynchronous Write 9.16 Sequence Diagram of a Single and Burst Asynchronous Write 9.16 Sequence Diagram of a Single and Burst Asynchronous Write 9.16 Sequence Diagram of a Single and Burst Asynchronous Write 9.16 Sequence Diagram of a Single and Burst Asynchronous Write 9.16 Sequence Diagram of a Single and Burst Asynchronous Write	TABLE OF CONTENTS (continued)	
4.0 PIN ASSIGNMENTS 26 4.1 CY7C68013A/15A Pin Descriptions 26 5.0 REGISTER SUMMARY 34 6.0 ABSOLUTE MAXIMUM RATINGS 41 7.0 OPERATING CONDITIONS 41 8.1 USB Transceiver 42 9.0 AC ELECTRICAL CHARACTERISTICS 42 9.1 USB Transceiver 42 9.2 Program Memory Read 44 9.3 Data Memory Write 44 9.5 GPIF Synchronous Signals 44 9.5 GPIF Synchronous Read 44 9.7 Slave FIFO Synchronous Read 44 9.8 Slave FIFO Synchronous Write 44 9.9 Slave FIFO Synchronous Write 45 9.9 Slave FIFO Synchronous Packet End Strobe 45 9.11 Slave FIFO Output Enable 56 9.12 Slave FIFO Address to Flags/Data 56 9.13 Slave FIFO Address to Flags/Data 56 9.15 Slave FIFO Asynchronous Address 57 9.16.2 Single and Burst Synchronous Read Example 56 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 56 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 9.16.0 ORDERING INFORMATION 56 <th></th> <th>19</th>		19
4.1 CY7C68013A/15A Pin Descriptions 26 5.0 REGISTER SUMMARY 32 5.0 ABSOLUTE MAXIMUM RATINGS 41 7.0 OPERATING CONDITIONS 41 8.0 DC CHARACTERISTICS 44 8.1 USB Transceiver 44 9.0 AC ELECTRICAL CHARACTERISTICS 42 9.1 USB Transceiver 42 9.2 Program Memory Read 44 9.3 Data Memory Read 45 9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 44 9.6 Slave FIFO Synchronous Read 47 9.7 Slave FIFO Asynchronous Read 47 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Synchronous Write 44 9.10 Slave FIFO Asynchronous Packet End Strobe 46 9.11 Slave FIFO Output Enable 56 9.12 Slave FIFO Address to Flags/Data 56 9.14 Slave FIFO Asynchronous Address 57 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 56 9.16.2 Single and Burst Synchronous Write 56 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Write 56 9.	3.20 CY7C68013A and CY7C68015A Differences	19
5.0 REGISTER SUMMARY 34 5.0 ABSOLUTE MAXIMUM RATINGS 41 7.0 OPERATING CONDITIONS 41 8.0 DC CHARACTERISTICS 41 8.1 USB Transceiver 44 9.0 AC ELECTRICAL CHARACTERISTICS 42 9.1 USB Transceiver 42 9.2 Program Memory Read 42 9.3 Data Memory Read 44 9.5 GPIF Synchronous Signals 44 9.5 GPIF Synchronous Read 46 9.7 Slave FIFO Synchronous Read 47 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Asynchronous Write 48 9.10 Slave FIFO Asynchronous Packet End Strobe 46 9.11 Slave FIFO Output Enable 56 9.12 Slave FIFO Output Enable 56 9.15 Slave FIFO Address to Flags/Data 56 9.15 Slave FIFO Asynchronous Address 57 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 56 9.16.2 Single and Burst Synchronous Write 56 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 56 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56	4.0 PIN ASSIGNMENTS	20
5.0 REGISTER SUMMARY 34 5.0 ABSOLUTE MAXIMUM RATINGS 41 7.0 OPERATING CONDITIONS 41 8.0 DC CHARACTERISTICS 41 8.1 USB Transceiver 44 9.0 AC ELECTRICAL CHARACTERISTICS 42 9.1 USB Transceiver 42 9.2 Program Memory Read 42 9.3 Data Memory Read 44 9.5 GPIF Synchronous Signals 44 9.5 GPIF Synchronous Read 46 9.7 Slave FIFO Synchronous Read 47 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Asynchronous Write 48 9.10 Slave FIFO Asynchronous Packet End Strobe 46 9.11 Slave FIFO Output Enable 56 9.12 Slave FIFO Output Enable 56 9.15 Slave FIFO Address to Flags/Data 56 9.15 Slave FIFO Asynchronous Address 57 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 56 9.16.2 Single and Burst Synchronous Write 56 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 56 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56	4.1 CY7C68013A/15A Pin Descriptions	26
7.0 OPERATING CONDITIONS 41 8.0 DC CHARACTERISTICS 41 8.1 USB Transceiver 42 9.0 AC ELECTRICAL CHARACTERISTICS 42 9.1 USB Transceiver 42 9.2 Program Memory Read 44 9.3 Data Memory Read 44 9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 44 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Write 46 9.8 Slave FIFO Synchronous Write 46 9.9 Slave FIFO Asynchronous Packet End Strobe 45 9.11 Slave FIFO Asynchronous Packet End Strobe 56 9.12 Slave FIFO Oddress to Flags/Data 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Asynchronous Address 57 9.15 Slave FIFO Asynchronous Read Example 52 9.16.2 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 52 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 54 10.0 ORDERING INFORMATION 56	·	
7.0 OPERATING CONDITIONS 41 8.0 DC CHARACTERISTICS 41 8.1 USB Transceiver 42 9.0 AC ELECTRICAL CHARACTERISTICS 42 9.1 USB Transceiver 42 9.2 Program Memory Read 44 9.3 Data Memory Read 44 9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 44 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Write 46 9.8 Slave FIFO Synchronous Write 46 9.9 Slave FIFO Asynchronous Packet End Strobe 45 9.11 Slave FIFO Asynchronous Packet End Strobe 56 9.12 Slave FIFO Oddress to Flags/Data 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Asynchronous Address 57 9.15 Slave FIFO Asynchronous Read Example 52 9.16.2 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 52 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 54 10.0 ORDERING INFORMATION 56	6.0 ABSOLUTE MAXIMUM RATINGS	41
8.0 DC CHARACTERISTICS 41 8.1 USB Transceiver 42 9.0 AC ELECTRICAL CHARACTERISTICS 42 9.1 USB Transceiver 42 9.2 Program Memory Read 42 9.3 Data Memory Read 42 9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 45 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Read 47 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Synchronous Write 48 9.10 Slave FIFO Synchronous Packet End Strobe 45 9.11 Slave FIFO Asynchronous Packet End Strobe 56 9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 56 9.15 Slave FIFO Asynchronous Address 57 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 56 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Write 56 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 10.0 ORDERING INFO	7.0 OPERATING CONDITIONS	41
8.1 USB Transceiver 47 9.0 AC ELECTRICAL CHARACTERISTICS 42 9.1 USB Transceiver 42 9.2 Program Memory Read 42 9.3 Data Memory Read 45 9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 45 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Read 47 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Asynchronous Write 48 9.10 Slave FIFO Synchronous Packet End Strobe 45 9.11 Slave FIFO Asynchronous Packet End Strobe 45 9.12 Slave FIFO Asynchronous Packet End Strobe 50 9.12 Slave FIFO Asynchronous Address 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Asynchronous Address 51 9.15 Slave FIFO Asynchronous Address 52 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 52 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Write 52 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 52		
9.0 AC ELECTRICAL CHARACTERISTICS 42 9.1 USB Transceiver 42 9.2 Program Memory Read 42 9.3 Data Memory Read 45 9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 45 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Read 47 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Asynchronous Write 49 9.10 Slave FIFO Synchronous Packet End Strobe 49 9.11 Slave FIFO Output Enable 50 9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 50 9.15 Slave FIFO Asynchronous Address 50 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 53 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 54 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 55 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 9.16.0 ORDERING INFORMATION 56 </th <th></th> <th></th>		
9.1 USB Transceiver 42 9.2 Program Memory Read 42 9.3 Data Memory Read 45 9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 45 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Read 47 9.8 Slave FIFO Synchronous Write 46 9.9 Slave FIFO Synchronous Write 49 9.10 Slave FIFO Synchronous Packet End Strobe 49 9.11 Slave FIFO Asynchronous Packet End Strobe 50 9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 57 9.15 Slave FIFO Asynchronous Address 57 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 53 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Write 56 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 9.16.0 ORDERING INFORMATION 56		
9.2 Program Memory Read 42 9.3 Data Memory Read 43 9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 45 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Read 47 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Asynchronous Write 49 9.10 Slave FIFO Synchronous Packet End Strobe 45 9.11 Slave FIFO Asynchronous Packet End Strobe 50 9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 51 9.15 Slave FIFO Asynchronous Address 52 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 53 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Write 56 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 10.0 ORDERING INFORMATION 56		
9.3 Data Memory Read 43 9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 45 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Write 48 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Asynchronous Packet End Strobe 49 9.10 Slave FIFO Asynchronous Packet End Strobe 50 9.11 Slave FIFO Asynchronous Packet End Strobe 50 9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 50 9.15 Slave FIFO Asynchronous Address 50 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 50 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 54 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 10.0 ORDERING INFORMATION 56		
9.4 Data Memory Write 44 9.5 GPIF Synchronous Signals 45 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Write 48 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Asynchronous Write 49 9.10 Slave FIFO Synchronous Packet End Strobe 49 9.11 Slave FIFO Asynchronous Packet End Strobe 50 9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 50 9.15 Slave FIFO Asynchronous Address 50 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 53 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 54 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 10.0 ORDERING INFORMATION 56		
9.5 GPIF Synchronous Signals 45 9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Write 48 9.8 Slave FIFO Synchronous Write 49 9.9 Slave FIFO Asynchronous Packet End Strobe 49 9.11 Slave FIFO Asynchronous Packet End Strobe 50 9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 57 9.15 Slave FIFO Asynchronous Address 57 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 53 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 54 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 10.0 ORDERING INFORMATION 56	•	
9.6 Slave FIFO Synchronous Read 46 9.7 Slave FIFO Asynchronous Read 47 9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Asynchronous Write 49 9.10 Slave FIFO Synchronous Packet End Strobe 49 9.11 Slave FIFO Asynchronous Packet End Strobe 50 9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 51 9.15 Slave FIFO Asynchronous Address 52 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 53 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 54 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 56 10.0 ORDERING INFORMATION 56		
9.7 Slave FIFO Asynchronous Read 9.8 Slave FIFO Synchronous Write 9.9 Slave FIFO Asynchronous Write 9.10 Slave FIFO Synchronous Packet End Strobe 9.11 Slave FIFO Asynchronous Packet End Strobe 9.12 Slave FIFO Output Enable 9.13 Slave FIFO Address to Flags/Data 9.14 Slave FIFO Synchronous Address 9.15 Slave FIFO Asynchronous Address 9.16 Sequence Diagram 9.16.1 Single and Burst Synchronous Read Example 9.16.2 Single and Burst Synchronous Write 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 50 9.16.0 ORDERING INFORMATION		
9.8 Slave FIFO Synchronous Write 48 9.9 Slave FIFO Asynchronous Write 49 9.10 Slave FIFO Synchronous Packet End Strobe 49 9.11 Slave FIFO Asynchronous Packet End Strobe 50 9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 51 9.15 Slave FIFO Asynchronous Address 51 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 53 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 54 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 55 10.0 ORDERING INFORMATION 56		
9.9 Slave FIFO Asynchronous Write	· · · · · · · · · · · · · · · · · · ·	
9.10 Slave FIFO Synchronous Packet End Strobe 9.11 Slave FIFO Asynchronous Packet End Strobe 9.12 Slave FIFO Output Enable 9.13 Slave FIFO Address to Flags/Data 9.14 Slave FIFO Synchronous Address 9.15 Slave FIFO Asynchronous Address 9.16 Sequence Diagram 9.16.1 Single and Burst Synchronous Read Example 9.16.2 Single and Burst Synchronous Write 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 55 10.0 ORDERING INFORMATION	•	
9.11 Slave FIFO Asynchronous Packet End Strobe 9.12 Slave FIFO Output Enable 9.13 Slave FIFO Address to Flags/Data 9.14 Slave FIFO Synchronous Address 9.15 Slave FIFO Asynchronous Address 9.16 Sequence Diagram 9.16.1 Single and Burst Synchronous Read Example 9.16.2 Single and Burst Synchronous Write 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 50 10.0 ORDERING INFORMATION		
9.12 Slave FIFO Output Enable 50 9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 51 9.15 Slave FIFO Asynchronous Address 51 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 53 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 54 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 55 10.0 ORDERING INFORMATION 56		
9.13 Slave FIFO Address to Flags/Data 50 9.14 Slave FIFO Synchronous Address 51 9.15 Slave FIFO Asynchronous Address 51 9.16 Sequence Diagram 52 9.16.1 Single and Burst Synchronous Read Example 52 9.16.2 Single and Burst Synchronous Write 53 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 54 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 55 10.0 ORDERING INFORMATION 56		
9.14 Slave FIFO Synchronous Address		
9.16 Sequence Diagram		
9.16 Sequence Diagram	•	
9.16.1 Single and Burst Synchronous Read Example 9.16.2 Single and Burst Synchronous Write 9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read 9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write 550 10.0 ORDERING INFORMATION 560		
9.16.2 Single and Burst Synchronous Write		
9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read	9.16.2 Single and Burst Synchronous Write	53
10.0 ORDERING INFORMATION56	9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read	54
	9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write	55
11.0 PACKAGE DIAGRAMS	10.0 ORDERING INFORMATION	56
	11.0 PACKAGE DIAGRAMS	57

12.0 PCB LAYOUT RECOMMENDATIONS60
13.0 QUAD FLAT PACKAGE NO LEADS (QFN) PACKAGE DESIGN NOTES61





LIST OF FIGURES

Figure 1-1. Block Diagram	6
Figure 3-1. Crystal Configuration	8
Figure 3-2. Reset Timing Plots	
Figure 3-3. Internal Code Memory, EA = 0	13
Figure 3-4. External Code Memory, EA = 1	14
Figure 3-5. Endpoint Configuration	15
Figure 4-1. Signals	
Figure 4-2. CY7C68013A 128-pin TQFP Pin Assignment	22
Figure 4-3. CY7C68013A 100-pin TQFP Pin Assignment	23
Figure 4-4. CY7C68013A/15A 56-pin SSOP Pin Assignment	24
Figure 4-5. CY7C68013A/15A 56-pin QFN Pin Assignment	25
Figure 9-1. Program Memory Read Timing Diagram	42
Figure 9-2. Data Memory Read Timing Diagram	43
Figure 9-3. Data Memory Write Timing Diagram	44
Figure 9-4. GPIF Synchronous Signals Timing Diagram	45
Figure 9-5. Slave FIFO Synchronous Read Timing Diagram	
Figure 9-6. Slave FIFO Asynchronous Read Timing Diagram	47
Figure 9-7. Slave FIFO Synchronous Write Timing Diagram	48
Figure 9-8. Slave FIFO Asynchronous Write Timing Diagram	
Figure 9-9. Slave FIFO Synchronous Packet End Strobe Timing Diagram	
Figure 9-10. Slave FIFO Asynchronous Packet End Strobe Timing Diagram	
Figure 9-11. Slave FIFO Output Enable Timing Diagram	50
Figure 9-12. Slave FIFO Address to Flags/Data Timing Diagram	
Figure 9-13. Slave FIFO Synchronous Address Timing Diagram	51
Figure 9-14. Slave FIFO Asynchronous Address Timing Diagram	
Figure 9-15. Slave FIFO Synchronous Read Sequence and Timing Diagram	52
Figure 9-16. Slave FIFO Synchronous Sequence of Events Diagram	52
Figure 9-17. Slave FIFO Synchronous Write Sequence and Timing Diagram	53
Figure 9-18. Slave FIFO Asynchronous Read Sequence and Timing Diagram	54
Figure 9-19. Slave FIFO Asynchronous Read Sequence of Events Diagram	54
Figure 9-20. Slave FIFO Asynchronous Write Sequence and Timing Diagram	55
Figure 11-1. 56-lead Shrunk Small Outline Package O56	
Figure 11-2. 56-lead Quad Flatpack No Lead Package (8 – 8 mm) LF56	57
Figure 11-3. 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101	58
Figure 11-4. 128-Lead Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A128 A128-Lead Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A128	59
Figure 13-1. Cross-section of the Area Underneath the QFN Package	61
Figure 13-2. Plot of the Solder Mask (White Area)	
Figure 13-3. X-ray Image of the Assembly	61





LIST OF TABLES

Table 3-1. Special Function Registers	9
Table 3-2. Default ID Values for FX2LP	9
Table 3-3. INT2 USB Interrupts	10
Table 3-4. Individual FIFO/GPIF Interrupt Sources	11
Table 3-5. Reset Timing Values	
Table 3-6. Default Full-Speed Alternate Settings	
Table 3-7. Default High-Speed Alternate Settings	
Table 3-8. Strap Boot EEPROM Address Lines to These Values	18
Table 3-9. Part Number Conversion Table	
Table 3-10. CY7C68013A and CY7C68015A pin differences	19
Table 4-1. FX2LP Pin Descriptions	
Table 5-1. FX2LP Register Summary	34
Table 8-1. DC Characteristics	
Table 9-1. Program Memory Read Parameters	42
Table 9-2. Data Memory Read Parameters	
Table 9-3. Data Memory Write Parameters	
Table 9-4. GPIF Synchronous Signals Parameters with Internally Sourced IFCLK	
Table 9-5. GPIF Synchronous Signals Parameters with Externally Sourced IFCLK	
Table 9-6. Slave FIFO Synchronous Read Parameters with Internally Sourced IFCLK	
Table 9-7. Slave FIFO Synchronous Read Parameters with Externally Sourced IFCLK	
Table 9-8. Slave FIFO Asynchronous Read Parameters	
Table 9-9. Slave FIFO Synchronous Write Parameters with Internally Sourced IFCLK	
Table 9-10. Slave FIFO Synchronous Write Parameters with Externally Sourced IFCLK	
Table 9-11. Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK	
Table 9-12. Slave FIFO Synchronous Packet End Strobe Parameters with Internally Sourced IF	
Table 9-13. Slave FIFO Synchronous Packet End Strobe Parameters with Externally Sourced I	
Table 9-14. Slave FIFO Asynchronous Packet End Strobe Parameters	
Table 9-15. Slave FIFO Output Enable Parameters	
Table 9-16. Slave FIFO Address to Flags/Data Parameters	
Table 9-17. Slave FIFO Synchronous Address Parameters	
Table 9-18. Slave FIFO Asynchronous Address Parameters	51
Table 10-1. Ordering Information	56



1.0 EZ-USB FX2LP™ Features

Cypress Semiconductor Corporation's (Cypress's) EZ-USB FX2LPTM (CY7C68013A) is a low-power version of the EZ-USB FX2, which is a highly integrated, low-power USB 2.0 microcontroller. By integrating the USB 2.0 transceiver, serial interface engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, Cypress has created a very cost-effective solution that provides superior time-to-market advantages with low power to enable bus powered applications.

The ingenious architecture of FX2LP results in data transfer rates of over 53 Mbytes per second, the maximum-allowable USB 2.0 bandwidth, while still using a low-cost 8051 microcontroller in a package as small as a 56 QFN. Because it incorporates the USB 2.0 transceiver, the FX2LP is more economical, providing a smaller footprint solution than USB 2.0 SIE or external transceiver implementations. With EZ-USB FX2LP, the Cypress Smart SIE handles most of the USB 1.1 and 2.0 protocol in hardware, freeing the embedded microcontroller for application-specific functions and decreasing development time to ensure USB compatibility.

The General Programmable Interface (GPIF) and Master/Slave Endpoint FIFO (8- or 16-bit data bus) provides an easy and glueless interface to popular interfaces such as ATA, UTOPIA, EPP, PCMCIA, and most DSP/processors.

The FX2LP draws considerably less current than the FX2 (CY7C68013), has double the on-chip code/data RAM and is fit, form and function compatible with the 56, 100 and 128 pin FX2.

Four packages are defined for the family: 56 SSOP, 56 QFN, 100 TQFP, and 128 TQFP.

- · Single-chip integrated USB 2.0 transceiver, SIE, and enhanced 8051 microprocessor
- Fit, form and function compatible with the FX2
 - Pin-compatible
 - Object-code-compatible
 - Functionally-compatible (FX2LP functionality is a superset of the FX2)
- . Draws no more than 85 mA in any mode making the FX2LP suitable for bus powered applications
- Software: 8051 runs from internal RAM, which is:
 - Downloaded via USB
 - Loaded from EEPROM
 - External memory device (128-pin configuration only)
- 16 KBytes of on-chip Code/Data RAM
- Four programmable BULK/INTERRUPT/ISOCHRONOUS endpoints
 - Buffering options: double, triple, and quad
- Additional programmable (BULK/INTERRUPT) 64-byte endpoint




Figure 1-1. Block Diagram



- 8- or 16-bit external data interface
- Smart Media Standard ECC generation
- GPIF
 - Allows direct connection to most parallel interfaces; 8- and 16-bit
 - Programmable waveform descriptors and configuration registers to define waveforms
 - Supports multiple Ready (RDY) inputs and Control (CTL) outputs
- · Integrated, industry standard 8051 with enhanced features
 - Up to 48-MHz clock rate
 - Four clocks per instruction cycle
 - -Two USARTS
 - Three counter/timers
 - Expanded interrupt system
 - Two data pointers
- 3.3V operation with 5V tolerant inputs
- Smart SIE
- Vectored USB interrupts
- · Separate data buffers for the Setup and DATA portions of a CONTROL transfer
- Integrated I²C controller, runs at 100 or 400 kHz
- 48-MHz, 24-MHz, or 12-MHz 8051 operation
- · Four integrated FIFOs
 - Brings glue and FIFOs inside for lower system cost
 - Automatic conversion to and from 16-bit buses
 - Master or slave operation
 - FIFOs can use externally supplied clock or asynchronous strobes
 - Easy interface to ASIC and DSP ICs
- Vectored for FIFO and GPIF interrupts
- Up to 40 general purpose I/Os
- Four package options—128-pin TQFP, 100-pin TQFP, 56-pin QFN and 56-pin SSOP Lead-Free
- USB 2.0-compatible

2.0 Applications

- · Portable video recorder
- MPEG/TV conversion
- · DSL modems
- ATA interface
- · Memory card readers
- · Legacy conversion devices
- Cameras
- Scanners
- Home PNA
- Wireless LAN
- MP3 players
- Networking

The "Reference Designs" section of the cypress website provides additional tools for typical USB 2.0 applications. Each reference design comes complete with firmware source and object code, schematics, and documentation. Please visit http://www.cypress.com for more information.



3.0 Functional Overview

3.1 USB Signaling Speed

FX2LP operates at two of the three rates defined in the USB Specification Revision 2.0, dated April 27, 2000:

- Full speed, with a signaling bit rate of 12 Mbps.
- High speed, with a signaling bit rate of 480 Mbps.

FX2LP does not support the low-speed signaling mode of 1.5 Mbps.

3.2 8051 Microprocessor


The 8051 microprocessor embedded in the FX2LP family has 256 bytes of register RAM, an expanded interrupt system, three timer/counters, and two USARTs.

3.2.1 8051 Clock Frequency

FX2LP has an on-chip oscillator circuit that uses an external 24-MHz (±100 ppm) crystal with the following characteristics:

- · Parallel resonant
- Fundamental mode
- 500-μW drive level
- 12-pF (5% tolerance) load capacitors.

An on-chip PLL multiplies the 24-MHz oscillator up to 480 MHz, as required by the transceiver/PHY, and internal counters divide it down for use as the 8051 clock. The default 8051 clock frequency is 12 MHz. The clock frequency of the 8051 can be changed by the 8051 through the CPUCS register, dynamically.



12-pF capacitor values assumes a trace capacitance of 3 pF per side on a four-layer FR4 PCA

Figure 3-1. Crystal Configuration

The CLKOUT pin, which can be three-stated and inverted using internal control bits, outputs the 50% duty cycle 8051 clock, at the selected 8051 clock frequency—48, 24, or 12 MHz.

3.2.2 USARTS

FX2LP contains two standard 8051 USARTs, addressed via Special Function Register (SFR) bits. The USART interface pins are available on separate I/O pins, and are not multiplexed with port pins.

UART0 and UART1 can operate using an internal clock at 230 KBaud with no more than 1% baud rate error. 230-KBaud operation is achieved by an internally derived clock source that generates overflow pulses at the appropriate time. The internal clock adjusts for the 8051 clock rate (48, 24, 12 MHz) such that it always presents the correct frequency for 230-KBaud operation. [1]

3.2.3 Special Function Registers

Certain 8051 SFR addresses are populated to provide fast access to critical FX2LP functions. These SFR additions are shown in *Table 3-1*. Bold type indicates non-standard, enhanced 8051 registers. The two SFR rows that end with "0" and "8" contain bit-addressable registers. The four I/O ports A–D use the SFR addresses used in the standard 8051 for ports 0–3, which are not implemented in FX2LP. Because of the faster and more efficient SFR addressing, the FX2LP I/O ports are not addressable in external RAM space (using the MOVX instruction).

3.3 I²C Bus

FX2LP supports the I^2 C bus as a master only at 100/400 KHz. SCL and SDA pins have open-drain outputs and hysteresis inputs. These signals must be pulled up to 3.3V, even if no I^2 C device is connected.

Note:

1. 115-KBaud operation is also possible by programming the 8051 SMOD0 or SMOD1 bits to a "1" for UART0 and/or UART1, respectively.



3.4 Buses

All packages: 8- or 16-bit "FIFO" bidirectional data bus, multiplexed on I/O ports B and D. 128-pin package: adds 16-bit output-only 8051 address bus, 8-bit bidirectional data bus.

Table 3-1. Special Function Registers

х	8x	9x	Ax	Вх	Сх	Dx	Ex	Fx
0	IOA	IOB	IOC	IOD	SCON1	PSW	ACC	В
1	SP	EXIF	INT2CLR	IOE	SBUF1			
2	DPL0	MPAGE	INT4CLR	OEA				
3	DPH0			OEB				
4	DPL1			OEC				
5	DPH1			OED				
6	DPS			OEE				
7	PCON							
8	TCON	SCON0	IE	IP	T2CON	EICON	EIE	EIP
9	TMOD	SBUF0						
Α	TL0	AUTOPTRH1	EP2468STAT	EP01STAT	RCAP2L			
В	TL1	AUTOPTRL1	EP24FIFOFLGS	GPIFTRIG	RCAP2H			
С	TH0	reserved	EP68FIFOFLGS		TL2			
D	TH1	AUTOPTRH2		GPIFSGLDATH	TH2			
E	CKCON	AUTOPTRL2		GPIFSGLDATLX				
F		reserved	AUTOPTRSETUP	GPIFSGLDATLNOX				

3.5 USB Boot Methods

During the power-up sequence, internal logic checks the I²C port for the connection of an EEPROM whose first byte is either 0xC0 or 0xC2. If found, it uses the VID/PID/DID values in the EEPROM in place of the internally stored values (0xC0), or it bootloads the EEPROM contents into internal RAM (0xC2). If no EEPROM is detected, FX2LP enumerates using internally stored descriptors. The default ID values for FX2LP are VID/PID/DID (0x04B4, 0x8613, 0xAxxx where xxx=Chip revision).^[2]

Table 3-2. Default ID Values for FX2LP

Default VID/PID/DID					
Vendor ID	Vendor ID 0x04B4 Cypress Semiconductor				
Product ID	0x8613	EZ-USB FX2LP			
Device release 0xAnnn Depends chip revision (nnn = chip revision where first silicon = 001)					

3.6 ReNumeration™

Because the FX2LP's configuration is soft, one chip can take on the identities of multiple distinct USB devices.

When first plugged into USB, the FX2LP enumerates automatically and downloads firmware and USB descriptor tables over the USB cable. Next, the FX2LP enumerates again, this time as a device defined by the downloaded information. This patented two-step process, called ReNumeration™, happens instantly when the device is plugged in, with no hint that the initial download step has occurred.

Two control bits in the USBCS (USB Control and Status) register control the ReNumeration process: DISCON and RENUM. To simulate a USB disconnect, the firmware sets DISCON to 1. To reconnect, the firmware clears DISCON to 0.

Before reconnecting, the firmware sets or clears the RENUM bit to indicate whether the firmware or the Default USB Device will handle device requests over endpoint zero: if RENUM = 0, the Default USB Device will handle device requests; if RENUM = 1, the firmware will.

3.7 Bus-powered Applications

The FX2LP fully supports bus-powered designs by enumerating with less than 100 mA as required by the USB 2.0 specification.

Note:

2. The I²C bus SCL and SDA pins must be pulled up, even if an EEPROM is not connected. Otherwise this detection method does not work properly.



3.8 Interrupt System

3.8.1 INT2 Interrupt Request and Enable Registers

FX2LP implements an autovector feature for INT2 and INT4. There are 27 INT2 (USB) vectors, and 14 INT4 (FIFO/GPIF) vectors. See EZUSB Technical Reference Manual (TRM) for more details.

3.8.2 USB-Interrupt Autovectors

The main USB interrupt is shared by 27 interrupt sources. To save the code and processing time that normally would be required to identify the individual USB interrupt source, the FX2LP provides a second level of interrupt vectoring, called Autovectoring. When a USB interrupt is asserted, the FX2LP pushes the program counter onto its stack then jumps to address 0x0043, where it expects to find a "jump" instruction to the USB Interrupt service routine.

The FX2LP jump instruction is encoded as follows.

Table 3-3. INT2 USB Interrupts

			RRUPT TABLE FOR INT2					
Priority								
1	00	SUDAV	Setup Data Available					
2 04 SOF Start of Frame (or microframe)			Start of Frame (or microframe)					
3	08	SUTOK	Setup Token Received					
4	0C	SUSPEND	USB Suspend request					
5	10	USB RESET	Bus reset					
6	14	HISPEED	Entered high speed operation					
7	18	EP0ACK	FX2LP ACK'd the CONTROL Handshake					
8	1C		reserved					
9	20	EP0-IN	EP0-IN ready to be loaded with data					
10	24	EP0-OUT	EP0-OUT has USB data					
11	28	EP1-IN	EP1-IN ready to be loaded with data					
12	2C	EP1-OUT	EP1-OUT has USB data					
13 30 EP2 IN: buffer available. OUT: buffer has data		IN: buffer available. OUT: buffer has data						
14	34	EP4	IN: buffer available. OUT: buffer has data					
15 38 EP6 IN: buffer available. OUT: buffer has data		IN: buffer available. OUT: buffer has data						
16 3C EP8 IN: buffer available. OUT: buffer has data		IN: buffer available. OUT: buffer has data						
17	40	IBN	IN-Bulk-NAK (any IN endpoint)					
18 44 reserved								
19 48 EP0PING EP0 OUT was Pinged and it NAK'd								
20	4C	EP1PING	EP1 OUT was Pinged and it NAK'd					
21	50	EP2PING	EP2 OUT was Pinged and it NAK'd					
22	54	EP4PING	EP4 OUT was Pinged and it NAK'd					
23	58	EP6PING	EP6 OUT was Pinged and it NAK'd					
24	5C	EP8PING	EP8 OUT was Pinged and it NAK'd					
25	60	ERRLIMIT	Bus errors exceeded the programmed limit					
26	64							
27	68		reserved					
28	6C		reserved					
29	70	EP2ISOERR	ISO EP2 OUT PID sequence error					
30	74	EP4ISOERR	ISO EP4 OUT PID sequence error					
31	78	EP6ISOERR	ISO EP6 OUT PID sequence error					
32	7C	EP8ISOERR	ISO EP8 OUT PID sequence error					



If Autovectoring is enabled (AV2EN = 1 in the INTSETUP register), the FX2LP substitutes its INT2VEC byte. Therefore, if the high byte ("page") of a jump-table address is preloaded at location 0x0044, the automatically-inserted INT2VEC byte at 0x0045 will direct the jump to the correct address out of the 27 addresses within the page.

3.8.3 FIFO/GPIF Interrupt (INT4)

Just as the USB Interrupt is shared among 27 individual USB-interrupt sources, the FIFO/GPIF interrupt is shared among 14 individual FIFO/GPIF sources. The FIFO/GPIF Interrupt, like the USB Interrupt, can employ autovectoring. *Table 3-4* shows the priority and INT4VEC values for the 14 FIFO/GPIF interrupt sources

Table 3-4. Individual FIFO/GPIF Interrupt Sources

Priority	INT4VEC Value	Source	Notes	
1	80	EP2PF	Endpoint 2 Programmable Flag	
2	84	EP4PF	Endpoint 4 Programmable Flag	
3	88	EP6PF	Endpoint 6 Programmable Flag	
4	8C	EP8PF	Endpoint 8 Programmable Flag	
5	90	EP2EF	Endpoint 2 Empty Flag	
6	94	EP4EF	Endpoint 4 Empty Flag	
7	98	EP6EF	Endpoint 6 Empty Flag	
8	9C	EP8EF	Endpoint 8 Empty Flag	
9	A0	EP2FF	Endpoint 2 Full Flag	
10	A4	EP4FF	Endpoint 4 Full Flag	
11	A8	EP6FF	Endpoint 6 Full Flag	
12	AC	EP8FF	Endpoint 8 Full Flag	
13	B0	GPIFDONE	GPIF Operation Complete	
14	B4	GPIFWF	GPIF Waveform	

If Autovectoring is enabled (AV4EN = 1 in the INTSETUP register), the FX2LP substitutes its INT4VEC byte. Therefore, if the high byte ("page") of a jump-table address is preloaded at location 0x0054, the automatically-inserted INT4VEC byte at 0x0055 will direct the jump to the correct address out of the 14 addresses within the page. When the ISR occurs, the FX2LP pushes the program counter onto its stack then jumps to address 0x0053, where it expects to find a "jump" instruction to the ISR Interrupt service routine.

3.9 Reset and Wakeup

3.9.1 Reset Pin

The input pin, RESET#, will reset the FX2LP when asserted. This pin has hysteresis and is active LOW. When a crystal is used with the CY7C680xxA the reset period must allow for the stabilization of the crystal and the PLL. This reset period should be approximately 5 msec after VCC has reached 3.0 Volts. If the crystal input pin is driven by a clock signal the internal PLL stabilizes in 200 µS after VCC has reached 3.0 Volts. Figure 3-2 shows a power on reset condition and a reset applied during operation. A power on reset is defined as the time reset is asserted while power is being applied to the circuit. A powered reset is defined to be when the FX2LP has previously been powered on and operating and the RESET# pin is asserted.

Cypress provides an application note which describes and recommends power on reset implementation and can be found on the Cypress web site. For more information on reset implementation for the FX2 family of products visit the http://www.cypress.com.

Note

3. If the external clock is powered at the same time as the CY7C680xxA and has a stabilization wait period, it must be added to the 200 μ s.






Figure 3-2. Reset Timing Plots

Table 3-5. Reset Timing Values

Condition	T _{RESET}	
Power-On Reset with crystal	5 mS	
Power-On Reset with external clock	200 μS + Clock stability time	
Powered Reset	200 μS	

3.9.2 Wakeup Pins

The 8051 puts itself and the rest of the chip into a power-down mode by setting PCON.0 = 1. This stops the oscillator and PLL. When WAKEUP is asserted by external logic, the oscillator restarts, after the PLL stabilizes, and then the 8051 receives a wakeup interrupt. This applies whether or not FX2LP is connected to the USB.

The FX2LP exits the power down (USB suspend) state using one of the following methods:

- USB bus activity (if D+/D- lines are left floating, noise on these lines may indicate activity to the FX2LP and initiate a wakeup).
- External logic asserts the WAKEUP pin
- External logic asserts the PA3/WU2 pin.

The second wakeup pin, WU2, can also be configured as a general purpose I/O pin. This allows a simple external R-C network to be used as a periodic wakeup source. Note that WAKEUP is by default active low.

3.10 Program/Data RAM

3.10.1 Size

The FX2LP has 16 KBytes of internal program/data RAM, where PSEN#/RD# signals are internally ORed to allow the 8051 to access it as both program and data memory. No USB control registers appear in this space.

Two memory maps are shown in the following diagrams:

Figure 3-3 Internal Code Memory, EA = 0

Figure 3-4 External Code Memory, EA = 1.

3.10.2 Internal Code Memory, EA = 0

This mode implements the internal 16KByte block of RAM (starting at 0) as combined code and data memory. When external RAM or ROM is added, the external read and write strobes are suppressed for memory spaces that exist inside the chip. This allows the user to connect a 64 KByte memory without requiring address decodes to keep clear of internal memory spaces.


Only the internal 16KBytes and scratch pad 0.5 KBytes RAM spaces have the following access:

- USB download
- USB upload
- · Setup data pointer
- I²C interface boot load.

3.10.3 External Code Memory, EA = 1

The bottom 16KBytes of program memory is external, and therefore the bottom 16KBytes of internal RAM is accessible only as data memory.






*SUDPTR, USB upload/download, I2C interface boot access

Figure 3-3. Internal Code Memory, EA = 0





*SUDPTR, USB upload/download, I2C interface boot access

Figure 3-4. External Code Memory, EA = 1

3.11 Register Addresses

FFFF	4 KBytes EP2-EP8 buffers (8 x 512)
F000 EFFF	
E800	2 KBytes RESERVED
E7FF E7C0	64 Bytes EP1IN
E7BF E780	64 Bytes EP1OUT
E77F E740	64 Bytes EP0 IN/OUT
E73F E700	64 Bytes RESERVED
E6FF E500	8051 Addressable Registers (512)
E4FF E480	Reserved (128)
E47F E400	128 bytes GPIF Waveforms
E3FF E200	Reserved (512)
E1FF	
	512 bytes
E000	8051 xdata RAM



3.12 Endpoint RAM

3.12.1 Size

• 3 x 64 bytes (Endpoints 0 and 1) • 8 x 512 bytes (Endpoints 2, 4, 6, 8)

3.12.2 Organization

• EP0 Bidirectional endpoint zero, 64-byte buffer

• EP1IN, EP1OUT 64-byte buffers, bulk or interrupt

• EP2,4,6,8 Eight 512-byte buffers, bulk, interrupt, or isochronous. EP4 and EP8 can be double buffered, while EP2 and 6 can be either double, triple, or quad buffered. For high-speed endpoint configuration

options, see Figure 3-5.

3.12.3 Setup Data Buffer

A separate 8-byte buffer at 0xE6B8-0xE6BF holds the Setup data from a CONTROL transfer.

3.12.4 Endpoint Configurations (High-speed Mode)




Figure 3-5. Endpoint Configuration

Endpoints 0 and 1 are the same for every configuration. Endpoint 0 is the only CONTROL endpoint, and endpoint 1 can be either BULK or INTERRUPT. The endpoint buffers can be configured in any 1 of the 12 configurations shown in the vertical columns. When operating in full-speed BULK mode only the first 64 bytes of each buffer are used. For example in high-speed, the max packet size is 512 bytes but in full-speed it is 64 bytes. Even though a buffer is configured to be a 512 byte buffer, in full-speed only the first 64 bytes are used. The unused endpoint buffer space is not available for other operations. An example endpoint configuration would be:

EP2—1024 double buffered; EP6—512 quad buffered (column 8).



3.12.5 Default Full-Speed Alternate Settings

Table 3-6. Default Full-Speed Alternate Settings^[4, 5]

Alternate Setting	0	1	2	3
ep0	64	64	64	64
ep1out	0	64 bulk	64 int	64 int
ep1in	0	64 bulk	64 int	64 int
ep2	0	64 bulk out (2x)	64 int out (2x)	64 iso out (2x)
ep4	0	64 bulk out (2x)	64 bulk out (2x)	64 bulk out (2x)
ep6	0	64 bulk in (2x)	64 int in (2x)	64 iso in (2x)
ep8	0	64 bulk in (2x)	64 bulk in (2x)	64 bulk in (2x)

3.12.6 Default High-Speed Alternate Settings

Table 3-7. Default High-Speed Alternate Settings^[4, 5]

Alternate Setting	0	1	2	3
ep0	64	64	64	64
ep1out	0	512 bulk ^[6]	64 int	64 int
ep1in	0	512 bulk ^[6]	64 int	64 int
ep2	0	512 bulk out (2x)	512 int out (2x)	512 iso out (2x)
ep4	0	512 bulk out (2x)	512 bulk out (2x)	512 bulk out (2x)
ep6	0	512 bulk in (2x)	512 int in (2x)	512 iso in (2x)
ep8	0	512 bulk in (2x)	512 bulk in (2x)	512 bulk in (2x)

3.13 **External FIFO Interface**

3.13.1 Architecture

The FX2LP slave FIFO architecture has eight 512-byte blocks in the endpoint RAM that directly serve as FIFO memories, and are controlled by FIFO control signals (such as IFCLK, SLCS#, SLRD, SLWR, SLOE, PKTEND, and flags).

In operation, some of the eight RAM blocks fill or empty from the SIE, while the others are connected to the I/O transfer logic. The transfer logic takes two forms, the GPIF for internally generated control signals, or the slave FIFO interface for externally controlled transfers.

3.13.2 Master/Slave Control Signals

The FX2LP endpoint FIFOS are implemented as eight physically distinct 256x16 RAM blocks. The 8051/SIE can switch any of the RAM blocks between two domains, the USB (SIE) domain and the 8051-I/O Unit domain. This switching is done virtually instantaneously, giving essentially zero transfer time between "USB FIFOS" and "Slave FIFOS." Since they are physically the same memory, no bytes are actually transferred between buffers.

At any given time, some RAM blocks are filling/emptying with USB data under SIE control, while other RAM blocks are available to the 8051 and/or the I/O control unit. The RAM blocks operate as single-port in the USB domain, and dual-port in the 8051-I/O domain. The blocks can be configured as single, double, triple, or quad buffered as previously shown.

The I/O control unit implements either an internal-master (M for master) or external-master (S for Slave) interface.

In Master (M) mode, the GPIF internally controls FIFOADR[1..0] to select a FIFO. The RDY pins (two in the 56-pin package, six in the 100-pin and 128-pin packages) can be used as flag inputs from an external FIFO or other logic if desired. The GPIF can be run from either an internally derived clock or externally supplied clock (IFCLK), at a rate that transfers data up to 96 Megabytes/s (48-MHz IFCLK with 16-bit interface). Notes:

- "0" means "not implemented."
 "2x" means "double buffered."
- Even though these buffers are 64 bytes, they are reported as 512 for USB 2.0 compliance. The user must never transfer packets la rger than 64 bytes to EP1.



In Slave (S) mode, the FX2LP accepts either an internally derived clock or externally supplied clock (IFCLK, max. frequency 48 MHz) and SLCS#, SLRD, SLWR, SLOE, PKTEND signals from external logic. When using an external IFCLK, the external clock must be present before switching to the external clock with the IFCLKSRC bit. Each endpoint can individually be selected for byte or word operation by an internal configuration bit, and a Slave FIFO Output Enable signal SLOE enables data of the selected width. External logic must insure that the output enable signal is inactive when writing data to a slave FIFO. The slave interface can also operate asynchronously, where the SLRD and SLWR signals act directly as strobes, rather than a clock qualifier as in synchronous mode. The signals SLRD, SLWR, SLOE and PKTEND are gated by the signal SLCS#.

3.13.3 GPIF and FIFO Clock Rates

An 8051 register bit selects one of two frequencies for the internally supplied interface clock: 30 MHz and 48 MHz. Alternatively, an externally supplied clock of 5 MHz – 48 MHz feeding the IFCLK pin can be used as the interface clock. IFCLK can be configured to function as an output clock when the GPIF and FIFOs are internally clocked. An output enable bit in the IFCONFIG register turns this clock output off, if desired. Another bit within the IFCONFIG register will invert the IFCLK signal whether internally or externally sourced.

3.14 **GPIF**

The GPIF is a flexible 8- or 16-bit parallel interface driven by a user-programmable finite state machine. It allows the CY7C68013A/15A to perform local bus mastering, and can implement a wide variety of protocols such as ATA interface, printer parallel port, and Utopia.

The GPIF has six programmable control outputs (CTL), nine address outputs (GPIFADRx), and six general-purpose ready inputs (RDY). The data bus width can be 8 or 16 bits. Each GPIF vector defines the state of the control outputs, and determines what state a ready input (or multiple inputs) must be before proceeding. The GPIF vector can be programmed to advance a FIFO to the next data value, advance an address, etc. A sequence of the GPIF vectors make up a single waveform that will be executed to perform the desired data move between the FX2LP and the external device.

3.14.1 Six Control OUT Signals

The 100- and 128-pin packages bring out all six Control Output pins (CTL0-CTL5). The 8051 programs the GPIF unit to define the CTL waveforms. The 56-pin package brings out three of these signals, CTL0-CTL2. CTLx waveform edges can be programmed to make transitions as fast as once per clock (20.8 ns using a 48-MHz clock).

3.14.2 Six Ready IN Signals

The 100- and 128-pin packages bring out all six Ready inputs (RDY0–RDY5). The 8051 programs the GPIF unit to test the RDY pins for GPIF branching. The 56-pin package brings out two of these signals, RDY0–1.

3.14.3 Nine GPIF Address OUT Signals

Nine GPIF address lines are available in the 100- and 128-pin packages, GPIFADR[8..0]. The GPIF address lines allow indexing through up to a 512-byte block of RAM. If more address lines are needed, I/O port pins can be used.

3.14.4 Long Transfer Mode

In master mode, the 8051 appropriately sets GPIF transaction count registers (GPIFTCB3, GPIFTCB2, GPIFTCB1, or GPIFTCB0) for unattended transfers of up to 2^{32} transactions. The GPIF automatically throttles data flow to prevent under or overflow until the full number of requested transactions complete. The GPIF decrements the value in these registers to represent the current status of the transaction.

3.15 ECC Generation^[7]

The EZ-USB can calculate ECCs (Error-Correcting Codes) on data that passes across its GPIF or Slave FIFO interfaces. There are two ECC configurations: Two ECCs, each calculated over 256 bytes (SmartMedia™ Standard); and one ECC calculated over 512 bytes.

The ECC can correct any one-bit error or detect any two-bit error.

3.15.1 ECC Implementation

The two ECC configurations are selected by the ECCM bit:

3.15.1.1 ECCM=0

Two 3-byte ECCs, each calculated over a 256-byte block of data. This configuration conforms to the SmartMedia Standard.

Note

7. To use the ECC logic, the GPIF or Slave FIFO interface must be configured for byte-wide operation.



Write any value to ECCRESET, then pass data across the GPIF or Slave FIFO interface. The ECC for the first 256 bytes of data will be calculated and stored in ECC1. The ECC for the next 256 bytes will be stored in ECC2. After the second ECC is calculated, the values in the ECCx registers will not change until ECCRESET is written again, even if more data is subsequently passed across the interface.

3.15.1.2 ECCM=1

One 3-byte ECC calculated over a 512-byte block of data.

Write any value to ECCRESET then pass data across the GPIF or Slave FIFO interface. The ECC for the first 512 bytes of data will be calculated and stored in ECC1; ECC2 is unused. After the ECC is calculated, the value in ECC1 will not change until ECCRESET is written again, even if more data is subsequently passed across the interface

3.16 USB Uploads and Downloads

The core has the ability to directly edit the data contents of the internal 16 KByte RAM and of the internal 512-byte scratch pad RAM via a vendor-specific command. This capability is normally used when "soft" downloading user code and is available only to and from internal RAM, only when the 8051 is held in reset. The available RAM spaces are 16 KBytes from 0x0000–0x3FFF (code/data) and 512 bytes from 0xE000–0xE1FF (scratch pad data RAM).^[8]

3.17 Autopointer Access

FX2LP provides two identical autopointers. They are similar to the internal 8051 data pointers, but with an additional feature: they can optionally increment after every memory access. This capability is available to and from both internal and external RAM. The autopointers are available in external FX2LP registers, under control of a mode bit (AUTOPTRSETUP.0). Using the external FX2LP autopointer access (at 0xE67B – 0xE67C) allows the autopointer to access all RAM, internal and external to the part. Also, the autopointers can point to any FX2LP register or endpoint buffer space. When autopointer access to external memory is enabled, location 0xE67B and 0xE67C in XDATA and code space cannot be used.

3.18 I²C Controller

FX2LP has one I^2C port that is driven by two internal controllers, one that automatically operates at boot time to load VID/PID/DID and configuration information, and another that the 8051, once running, uses to control external I^2C devices. The I^2C port operates in master mode only.

3.18.1 2 C Port Pins

The I^2 C- pins SCL and SDA must have external 2.2-k Ω pull-up resistors even if no EEPROM is connected to the FX2LP. External EEPROM device address pins must be configured properly. See *Table 3-8* for configuring the device address pins.

Table 3-8. Strap Boot EEPROM Address Lines to These Values

Bytes	Example EEPROM	A2	A1	A0
16	24LC00 ^[9]	N/A	N/A	N/A
128	24LC01	0	0	0
256	24LC02	0	0	0
4K	24LC32	0	0	1
8K	24LC64	0	0	1
16K	24LC128	0	0	1

3.18.2 PC Interface Boot Load Access

At power-on reset the I²C interface boot loader will load the VID/PID/DID configuration bytes and up to 16 KBytes of program/data. The available RAM spaces are 16 KBytes from 0x0000–0x3FFF and 512 bytes from 0xE000–0xE1FF. The 8051 will be in reset. I²C interface boot loads only occur after power-on reset.

3.18.3 PC Interface General Purpose Access

The 8051 can control peripherals connected to the I^2C bus using the I2CTL and I2DAT registers. FX2LP provides I^2C master control only, it is never an I^2C slave.

Notes:

- 8. After the data has been downloaded from the host, a "loader" can execute from internal RAM in order to transfer downloaded data to external memory.
- 9. This EEPROM does not have address pins.



3.19 Compatible with Previous Generation EZ-USB FX2

The EZ-USB FX2LP is form/fit and with minor exceptions functionally compatible with its predecessor, the EZ-USB FX2. This makes for an easy transition for designers wanting to upgrade their systems from the FX2 to the FX2LP. The pin out and package selection are identical, and the vast majority of firmware previously developed for the FX2 will function in the FX2LP.

For designers migrating from the FX2 to the FX2LP a change in the bill of material and review of the memory allocation (due to increased internal memory) is required for more information about migrating from EZ-USB FX2 to EZ-USB FX2LP, please see further details in the application note entitled *Migrating from EZ-USB FX2 to EZ-USB FX2LP*, which is available on the Cypress Website.

Table 3-9. Part Number Conversion Table

EZ-USB FX2 Part Number	EZ-USB FX2LP Part Number	Package Description
CY7C68013-56PVC	CY7C68013A-56PVC	56-pin SSOP
CY7C68013-56PVCT	CY7C68013A-56PVCT	56-pin SSOP – Tape and Reel
CY7C68013-56LFC	CY7C68013A-56LFC	56-pin QFN
CY7C68013-100AC	CY7C68013A-100AC	100-pin TQFP
CY7C68013-128AC	CY7C68013A-128AC	128-pin TQFP

3.20 CY7C68013A and CY7C68015A Differences

Two additional GPIO signals are available on the CY7C68015A to provide more flexibility when neither IFCLK or CLKOUT are needed in the 56-pin package. The USB developers who want to convert their FX2 56-pin application to a bus-powered system will directly benefit from these additional signals. The two GPIOs will give these developers the signals they need for the power control circuitry of their bus-powered application without pushing them to a high-pincount version of FX2LP. The CY7C68015A is only available in the 56-pin package options.

Table 3-10. CY7C68013A and CY7C68015A pin differences

CY7C68013A	CY7C68015A
IFCLK	PE0/T0OUT
CLKOUT	PE1/T1OUT



4.0 Pin Assignments

Figure 4-1 identifies all signals for the four package types. The following pages illustrate the individual pin diagrams, plus a combination diagram showing which of the full set of signals are available in the 128-, 100-, and 56-pin packages.


The signals on the left edge of the 56-pin package in *Figure 4-1* are common to all versions in the FX2LP family with the noted differences between the CY7C68013A and the CY7C68015A. Three modes are available in all package versions: Port, GPIF master, and Slave FIFO. These modes define the signals on the right edge of the diagram. The 8051 selects the interface mode using the IFCONFIG[1:0] register bits. Port mode is the power-on default configuration.

The 100-pin package adds functionality to the 56-pin package by adding these pins:

- PORTC or alternate GPIFADR[7:0] address signals
- PORTE or alternate GPIFADR[8] address signal and seven additional 8051 signals
- Three GPIF Control signals
- · Four GPIF Ready signals
- Nine 8051 signals (two USARTs, three timer inputs, INT4,and INT5#)
- BKPT, RD#, WR#.

The 128-pin package adds the 8051 address and data buses plus control signals. Note that two of the required signals, RD# and WR#, are present in the 100-pin version. In the 100-pin and 128-pin versions, an 8051 control bit can be set to pulse the RD# and WR# pins when the 8051 reads from/writes to PORTC.





** pinout for CY7C68015A only






Figure 4-2. CY7C68013A 128-pin TQFP Pin Assignment

^{*} denotes programmable polarity






Figure 4-3. CY7C68013A 100-pin TQFP Pin Assignment

^{*} denotes programmable polarity



CY7C68013A/15A 56-pin SSOP

			1
1	PD5/FD13	PD4/FD12	56
2	PD6/FD14	PD3/FD11	55
3	PD7/FD15	PD2/FD10	54
4	GND	PD1/FD9	53
5	CLKOUT/**PE1/T1C	OUT PD0/FD8	52
6	VCC	*WAKEUP	51
7	GND	VCC	50
8	RDY0/*SLRD	RESET#	49
9	RDY1/*SLWR	GND	48
10	AVCC	PA7/*FLAGD/SLCS#	47
11	XTALOUT	PA6/PKTEND	46
12	XTALIN	PA5/FIFOADR1	45
13	AGND	PA4/FIFOADR0	44
14	AVCC	PA3/*WU2	43
15	DPLUS	PA2/*SLOE	42
16	DMINUS	PA1/INT1#	41
17	AGND	PA0/INT0#	40
18	VCC	VCC	39
19	GND	CTL2/*FLAGC	38
20	*IFCLK/**PE0/T0OU		37
21	RESERVED	CTL0/*FLAGA	36
22	SCL	GND	35
23	SDA	VCC	34
24	VCC	GND	33
25	PB0/FD0	PB7/FD7	32
26	PB1/FD1	PB6/FD6	31
27	PB2/FD2	PB5/FD5	30
28	PB3/FD3	PB4/FD4	29

Figure 4-4. CY7C68013A/15A 56-pin SSOP Pin Assignment

^{*} denotes programmable polarity
** denotes CY7C68015A pinout






Figure 4-5. CY7C68013A/15A 56-pin QFN Pin Assignment

^{*} denotes programmable polarity

^{**} denotes CY7C68015A pinout



4.1 CY7C68013A/15A Pin Descriptions

Table 4-1. FX2LP Pin Descriptions [10]

128 TQFP	100 TQFP	56 SSOP	56 QFN	Name	Туре	Default	Description
10	9	10	3	AVCC	Power	N/A	Analog VCC . Connect this pin to 3.3V power source. This signal provides power to the analog section of the chip.
17	16	14	7	AVCC	Power	N/A	Analog VCC . Connect this pin to 3.3V power source. This signal provides power to the analog section of the chip.
13	12	13	6	AGND	Ground	N/A	Analog Ground. Connect to ground with as short a path as possible.
20	19	17	10	AGND	Ground	N/A	Analog Ground. Connect to ground with as short a path as possible.
19	18	16	9	DMINUS	I/O/Z	Z	USB D- Signal. Connect to the USB D- signal.
18	17	15	8	DPLUS	I/O/Z	Z	USB D+ Signal. Connect to the USB D+ signal.
94				A0	Output	L	8051 Address Bus. This bus is driven at all times.
95				A1	Output	L	When the 8051 is addressing internal RAM it reflects the internal address.
96				A2	Output	L	the internal address.
97				A3	Output	L	
117				A4	Output	L	
118				A5	Output	L	
119				A6	Output	L	
120				A7	Output	L	
126				A8	Output	L	
127				A9	Output	L	
128				A10	Output	L	
21				A11	Output	L	
22				A12	Output	L	
23				A13	Output	L	
24				A14	Output	L	
25				A15	Output	L	
59				D0	I/O/Z	Z	8051 Data Bus. This bidirectional bus is high-
60				D1	I/O/Z	Z	impedance when inactive, input for bus reads, and output for bus writes. The data bus is used for external
61				D2	I/O/Z	Z	8051 program and data memory. The data bus is active
62				D3	I/O/Z	Z	only for external bus accesses, and is driven LOW in
63				D4	I/O/Z	Z	suspend.
86				D5	I/O/Z	Z	1
87				D6	I/O/Z	Z	1
88				D7	I/O/Z	Z	1
39				PSEN#	Output	Н	Program Store Enable. This active-LOW signal indicates an 8051 code fetch from external memory. It is active for program memory fetches from 0x4000–0xFFFF when the EA pin is LOW, or from 0x0000–0xFFFF when the EA pin is HIGH.

Note:

^{10.} Unused inputs should not be left floating. Tie either HIGH or LOW as appropriate. Outputs should only be pulled up or down to ensure signals at power-up and in standby. Note also that no pins should be driven while the device is powered down.



Table 4-1. FX2LP Pin Descriptions $(continued)^{[10]}$

128 TQFP	100 TQFP	56 SSOP	56 QFN	Name	Туре	Default	Description
34	28			ВКРТ	Output	L	Breakpoint. This pin goes active (HIGH) when the 8051 address bus matches the BPADDRH/L registers and breakpoints are enabled in the BREAKPT register (BPEN = 1). If the BPPULSE bit in the BREAKPT register is HIGH, this signal pulses HIGH for eight 12-/24-/48-MHz clocks. If the BPPULSE bit is LOW, the signal remains HIGH until the 8051 clears the BREAK bit (by writing 1 to it) in the BREAKPT register.
99	77	49	42	RESET#	Input	N/A	Active LOW Reset. Resets the entire chip. See section 3.9 "Reset and Wakeup" on page 11 for more details.
35				EA	Input	N/A	External Access. This pin determines where the 8051 fetches code between addresses 0x0000 and 0x3FFF. If EA = 0 the 8051 fetches this code from its internal RAM. IF EA = 1 the 8051 fetches this code from external memory.
12	11	12	5	XTALIN	Input	N/A	Crystal Input. Connect this signal to a 24-MHz parallel-resonant, fundamental mode crystal and load capacitor to GND. It is also correct to drive XTALIN with an external 24 MHz square wave derived from another clock source. When driving from an external source, the driving signal should be a 3.3V square wave.
11	10	11	4	XTALOUT	Output	N/A	Crystal Output. Connect this signal to a 24-MHz parallel-resonant, fundamental mode crystal and load capacitor to GND. If an external clock is used to drive XTALIN, leave this pin open.
1	100	5	54	CLKOUT on CY7C68013A 	O/Z I/O/Z	12 MHz I (PE1)	CLKOUT: 12-, 24- or 48-MHz clock, phase locked to the 24-MHz input clock. The 8051 defaults to 12-MHz operation. The 8051 may three-state this output by setting CPUCS.1 = 1. Multiplexed pin whose function is selected by the PORTECFG.0 bit. PE1 is a bidirectional I/O port pin. T10UT is an active-HIGH signal from 8051 Timer-counter1. T10UT outputs a high level for one CLKOUT clock cycle when Timer1 overflows. If Timer1 is operated in Mode 3 (two separate timer/counters), T10UT is active when the low byte timer/counter
Port A							overflows.
82	67	40	33	PA0 or INT0#	I/O/Z	I (PA0)	Multiplexed pin whose function is selected by PORTACFG.0 PA0 is a bidirectional IO port pin. INT0# is the active-LOW 8051 INT0 interrupt input signal, which is either edge triggered (IT0 = 1) or level triggered (IT0 = 0).
83	68	41	34	PA1 or INT1#	I/O/Z	I (PA1)	Multiplexed pin whose function is selected by: PORTACFG.1 PA1 is a bidirectional IO port pin. INT1# is the active-LOW 8051 INT1 interrupt input signal, which is either edge triggered (IT1 = 1) or level triggered (IT1 = 0).



Table 4-1. FX2LP Pin Descriptions $(continued)^{[10]}$

128 TQFP	100 TQFP	56 SSOP	56 QFN	Name	Туре	Default	Description
84	69	42	35	PA2 or SLOE or	I/O/Z	I (PA2)	Multiplexed pin whose function is selected by two bits: IFCONFIG[1:0]. PA2 is a bidirectional IO port pin. SLOE is an input-only output enable with programmable polarity (FIFOPINPOLAR.4) for the slave FIFOs connected to FD[70] or FD[150].
85	70	43	36	PA3 or WU2	I/O/Z	(PA3)	Multiplexed pin whose function is selected by: WAKEUP.7 and OEA.3 PA3 is a bidirectional I/O port pin. WU2 is an alternate source for USB Wakeup, enabled by WU2EN bit (WAKEUP.1) and polarity set by WU2POL (WAKEUP.4). If the 8051 is in suspend and WU2EN = 1, a transition on this pin starts up the oscillator and interrupts the 8051 to allow it to exit the suspend mode. Asserting this pin inhibits the chip from suspending, if WU2EN=1.
89	71	44	37	PA4 or FIFOADR0	I/O/Z	I (PA4)	Multiplexed pin whose function is selected by: IFCONFIG[10]. PA4 is a bidirectional I/O port pin. FIFOADR0 is an input-only address select for the slave FIFOs connected to FD[70] or FD[150].
90	72	45	38	PA5 or FIFOADR1	I/O/Z	I (PA5)	Multiplexed pin whose function is selected by: IFCONFIG[10]. PA5 is a bidirectional I/O port pin. FIFOADR1 is an input-only address select for the slave FIFOs connected to FD[70] or FD[150].
91	73	46	39	PA6 or PKTEND	I/O/Z	(PA6)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] bits. PA6 is a bidirectional I/O port pin. PKTEND is an input used to commit the FIFO packet data to the endpoint and whose polarity is programmable via FIFOPINPOLAR.5.
92	74	47	40	PA7 or FLAGD or SLCS#	I/O/Z	I (PA7)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and PORTACFG.7 bits. PA7 is a bidirectional I/O port pin. FLAGD is a programmable slave-FIFO output status flag signal. SLCS# gates all other slave FIFO enable/strobes
Port B							
44	34	25	18	PB0 or FD[0]	I/O/Z	(PB0)	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. PB0 is a bidirectional I/O port pin. FD[0] is the bidirectional FIFO/GPIF data bus.
45	35	26	19	PB1 or FD[1]	I/O/Z	(PB1)	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. PB1 is a bidirectional I/O port pin. FD[1] is the bidirectional FIFO/GPIF data bus.
46	36	27	20	PB2 or FD[2]	I/O/Z	l (PB2)	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. PB2 is a bidirectional I/O port pin. FD[2] is the bidirectional FIFO/GPIF data bus.
47	37	28	21	PB3 or FD[3]	I/O/Z	(PB3)	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. PB3 is a bidirectional I/O port pin. FD[3] is the bidirectional FIFO/GPIF data bus.



Table 4-1. FX2LP Pin Descriptions $(continued)^{[10]}$

128 TQFP	100 TQFP	56 SSOP	56 QFN	Name	Туре	Default	Description
54	44	29	22	PB4 or FD[4]	I/O/Z	I (PB4)	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. PB4 is a bidirectional I/O port pin. FD[4] is the bidirectional FIFO/GPIF data bus.
55	45	30	23	PB5 or FD[5]	I/O/Z	(PB5)	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. PB5 is a bidirectional I/O port pin. FD[5] is the bidirectional FIFO/GPIF data bus.
56	46	31	24	PB6 or FD[6]	I/O/Z	(PB6)	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. PB6 is a bidirectional I/O port pin. FD[6] is the bidirectional FIFO/GPIF data bus.
57	47	32	25	PB7 or FD[7]	I/O/Z	(PB7)	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. PB7 is a bidirectional I/O port pin. FD[7] is the bidirectional FIFO/GPIF data bus.
PORT C	;						
72	57			PC0 or GPIFADR0	I/O/Z	(PC0)	Multiplexed pin whose function is selected by PORTCCFG.0 PC0 is a bidirectional I/O port pin. GPIFADR0 is a GPIF address output pin.
73	58			PC1 or GPIFADR1	I/O/Z	(PC1)	Multiplexed pin whose function is selected by PORTCCFG.1 PC1 is a bidirectional I/O port pin. GPIFADR1 is a GPIF address output pin.
74	59			PC2 or GPIFADR2	I/O/Z	I (PC2)	Multiplexed pin whose function is selected by PORTCCFG.2 PC2 is a bidirectional I/O port pin. GPIFADR2 is a GPIF address output pin.
75	60			PC3 or GPIFADR3	I/O/Z	(PC3)	Multiplexed pin whose function is selected by PORTCCFG.3 PC3 is a bidirectional I/O port pin. GPIFADR3 is a GPIF address output pin.
76	61			PC4 or GPIFADR4	I/O/Z	I (PC4)	Multiplexed pin whose function is selected by PORTCCFG.4 PC4 is a bidirectional I/O port pin. GPIFADR4 is a GPIF address output pin.
77	62			PC5 or GPIFADR5	I/O/Z	I (PC5)	Multiplexed pin whose function is selected by PORTCCFG.5 PC5 is a bidirectional I/O port pin. GPIFADR5 is a GPIF address output pin.
78	63			PC6 or GPIFADR6	I/O/Z	(PC6)	Multiplexed pin whose function is selected by PORTCCFG.6 PC6 is a bidirectional I/O port pin. GPIFADR6 is a GPIF address output pin.
79	64			PC7 or GPIFADR7	I/O/Z	I (PC7)	Multiplexed pin whose function is selected by PORTCCFG.7 PC7 is a bidirectional I/O port pin. GPIFADR7 is a GPIF address output pin.
PORT D)						
102	80	52	45	PD0 or FD[8]	I/O/Z	(PD0)	Multiplexed pin whose function is selected by the IFCONFIG[10] and EPxFIFOCFG.0 (wordwide) bits. FD[8] is the bidirectional FIFO/GPIF data bus.



Table 4-1. FX2LP Pin Descriptions $(continued)^{[10]}$

128 TQFP	100 TQFP	56 SSOP	56 QFN	Name	Туре	Default	Description
103	81	53	46	PD1 or FD[9]	I/O/Z	I (PD1)	Multiplexed pin whose function is selected by the IFCONFIG[10] and EPxFIFOCFG.0 (wordwide) bits. FD[9] is the bidirectional FIFO/GPIF data bus.
104	82	54	47	PD2 or FD[10]	I/O/Z	I (PD2)	Multiplexed pin whose function is selected by the IFCONFIG[10] and EPxFIFOCFG.0 (wordwide) bits. FD[10] is the bidirectional FIFO/GPIF data bus.
105	83	55	48	PD3 or FD[11]	I/O/Z	(PD3)	Multiplexed pin whose function is selected by the IFCONFIG[10] and EPxFIFOCFG.0 (wordwide) bits. FD[11] is the bidirectional FIFO/GPIF data bus.
121	95	56	49	PD4 or FD[12]	I/O/Z	(PD4)	Multiplexed pin whose function is selected by the IFCONFIG[10] and EPxFIFOCFG.0 (wordwide) bits. FD[12] is the bidirectional FIFO/GPIF data bus.
122	96	1	50	PD5 or FD[13]	I/O/Z	(PD5)	Multiplexed pin whose function is selected by the IFCONFIG[10] and EPxFIFOCFG.0 (wordwide) bits. FD[13] is the bidirectional FIFO/GPIF data bus.
123	97	2	51	PD6 or FD[14]	I/O/Z	(PD6)	Multiplexed pin whose function is selected by the IFCONFIG[10] and EPxFIFOCFG.0 (wordwide) bits. FD[14] is the bidirectional FIFO/GPIF data bus.
124	98	3	52	PD7 or FD[15]	I/O/Z	I (PD7)	Multiplexed pin whose function is selected by the IFCONFIG[10] and EPxFIFOCFG.0 (wordwide) bits. FD[15] is the bidirectional FIFO/GPIF data bus.
Port E							
108	86			PE0 or T0OUT	I/O/Z	(PE0)	Multiplexed pin whose function is selected by the PORTECFG.0 bit. PE0 is a bidirectional I/O port pin. T00UT is an active-HIGH signal from 8051 Timer-counter0. T00UT outputs a high level for one CLKOUT clock cycle when Timer0 overflows. If Timer0 is operated in Mode 3 (two separate timer/counters), T00UT is active when the low byte timer/counter overflows.
109	87			PE1 or T1OUT	I/O/Z	I (PE1)	Multiplexed pin whose function is selected by the PORTECFG.1 bit. PE1 is a bidirectional I/O port pin. T10UT is an active-HIGH signal from 8051 Timer-counter1. T10UT outputs a high level for one CLKOUT clock cycle when Timer1 overflows. If Timer1 is operated in Mode 3 (two separate timer/counters), T10UT is active when the low byte timer/counter overflows.
110	88			PE2 or T2OUT	I/O/Z	I (PE2)	Multiplexed pin whose function is selected by the PORTECFG.2 bit. PE2 is a bidirectional I/O port pin. T2OUT is the active-HIGH output signal from 8051 Timer2. T2OUT is active (HIGH) for one clock cycle when Timer/Counter 2 overflows.
111	89			PE3 or RXD0OUT	I/O/Z	I (PE3)	Multiplexed pin whose function is selected by the PORTECFG.3 bit. PE3 is a bidirectional I/O port pin. RXD0OUT is an active-HIGH signal from 8051 UARTO. If RXD0OUT is selected and UARTO is in Mode 0, this pin provides the output data for UARTO only when it is in sync mode. Otherwise it is a 1.



Table 4-1. FX2LP Pin Descriptions $(continued)^{[10]}$

128 TQFP	100 TQFP	56 SSOP	56 QFN	Name	Туре	Default	Description
112	90			PE4 or RXD1OUT	I/O/Z	I (PE4)	Multiplexed pin whose function is selected by the PORTECFG.4 bit. PE4 is a bidirectional I/O port pin. RXD10UT is an active-HIGH output from 8051 UART1. When RXD10UT is selected and UART1 is in Mode 0, this pin provides the output data for UART1 only when it is in sync mode. In Modes 1, 2, and 3, this pin is HIGH.
113	91			PE5 or INT6	I/O/Z	I (PE5)	Multiplexed pin whose function is selected by the PORTECFG.5 bit. PE5 is a bidirectional I/O port pin. INT6 is the 8051 INT6 interrupt request input signal. The INT6 pin is edge-sensitive, active HIGH.
114	92			PE6 or T2EX	I/O/Z	(PE6)	Multiplexed pin whose function is selected by the PORTECFG.6 bit. PE6 is a bidirectional I/O port pin. T2EX is an active-high input signal to the 8051 Timer2. T2EX reloads timer 2 on its falling edge. T2EX is active only if the EXEN2 bit is set in T2CON.
115	93			PE7 or GPIFADR8	I/O/Z	(PE7)	Multiplexed pin whose function is selected by the PORTECFG.7 bit. PE7 is a bidirectional I/O port pin. GPIFADR8 is a GPIF address output pin.
4	3	8	1	RDY0 or SLRD	Input	N/A	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. RDY0 is a GPIF input signal. SLRD is the input-only read strobe with programmable polarity (FIFOPINPOLAR.3) for the slave FIFOs connected to FD[70] or FD[150].
5	4	9	2	RDY1 or SLWR	Input	N/A	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. RDY1 is a GPIF input signal. SLWR is the input-only write strobe with programmable polarity (FIFOPINPOLAR.2) for the slave FIFOs connected to FD[70] or FD[150].
6	5			RDY2	Input	N/A	RDY2 is a GPIF input signal.
7	6			RDY3	Input	N/A	RDY3 is a GPIF input signal.
8	7			RDY4	Input	N/A	RDY4 is a GPIF input signal.
9	8			RDY5	Input	N/A	RDY5 is a GPIF input signal.
69	54	36	29	CTL0 or FLAGA	O/Z	Н	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. CTL0 is a GPIF control output. FLAGA is a programmable slave-FIFO output status flag signal. Defaults to programmable for the FIFO selected by the FIFOADR[1:0] pins.



Table 4-1. FX2LP Pin Descriptions $(continued)^{[10]}$

128 TOEB	100 TOEB	56 SSOP	56 OEN	Name	Tuma	Defa	Description
TQFP 70	TQFP 55	37	QFN 30	Name CTL1 or FLAGB	Type O/Z	Default H	Description Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. CTL1 is a GPIF control output. FLAGB is a programmable slave-FIFO output status flag signal. Defaults to FULL for the FIFO selected by the FIFOADR[1:0] pins.
71	56	38	31	CTL2 or FLAGC	O/Z	Н	Multiplexed pin whose function is selected by the following bits: IFCONFIG[10]. CTL2 is a GPIF control output. FLAGC is a programmable slave-FIFO output status flag signal. Defaults to EMPTY for the FIFO selected by the FIFOADR[1:0] pins.
66	51			CTL3	O/Z	Н	CTL3 is a GPIF control output.
67	52			CTL4	Output	Н	CTL4 is a GPIF control output.
98	76			CTL5	Output	Н	CTL5 is a GPIF control output.
32	26	20	13	IFCLK on CY7C68013A	I/O/Z		Interface Clock, used for synchronously clocking data into or out of the slave FIFOs. IFCLK also serves as a timing reference for all slave FIFO control signals and GPIF. When internal clocking is used (IFCONFIG.7 = 1) the IFCLK pin can be configured to output 30/48 MHz by bits IFCONFIG.5 and IFCONFIG.6. IFCLK may be inverted, whether internally or externally sourced, by setting the bit IFCONFIG.4 = 1. Multiplexed pin whose function is selected by the PORTECFG.0 bit. PEO is a bidirectional I/O port pin. TOOUT is an active-HIGH signal from 8051 Timercounter0. TOOUT outputs a high level for one CLKOUT clock cycle when Timer0 overflows. If Timer0 is operated in Mode 3 (two separate timer/counters), TOOUT is active when the low byte timer/counter overflows.
28	22			INT4	Input	N/A	INT4 is the 8051 INT4 interrupt request input signal. The INT4 pin is edge-sensitive, active HIGH.
106	84			INT5#	Input	N/A	INT5# is the 8051 INT5 interrupt request input signal. The INT5 pin is edge-sensitive, active LOW.
31	25			T2	Input	N/A	T2 is the active-HIGH T2 input signal to 8051 Timer2, which provides the input to Timer2 when C/T2 = 1. When C/T2 = 0, Timer2 does not use this pin.
30	24			T1	Input	N/A	T1 is the active-HIGH T1 signal for 8051 Timer1, which provides the input to Timer1 when C/T1 is 1. When C/T1 is 0, Timer1 does not use this bit.
29	23			ТО	Input	N/A	T0 is the active-HIGH T0 signal for 8051 Timer0, which provides the input to Timer0 when C/T0 is 1. When C/T0 is 0, Timer0 does not use this bit.
53	43			RXD1	Input	N/A	RXD1 is an active-HIGH input signal for 8051 UART1, which provides data to the UART in all modes.



Table 4-1. FX2LP Pin Descriptions $(continued)^{[10]}$

128 TQFP	100 TQFP	56 SSOP	56 QFN	Name	Туре	Default	Description
52	42			TXD1	Output	н	TXD1 is an active-HIGH output pin from 8051 UART1, which provides the output clock in sync mode, and the output data in async mode.
51	41			RXD0	Input	N/A	RXD0 is the active-HIGH RXD0 input to 8051 UART0, which provides data to the UART in all modes.
50	40			TXD0	Output	Н	TXD0 is the active-HIGH TXD0 output from 8051 UART0, which provides the output clock in sync mode, and the output data in async mode.
42				CS#	Output	Н	CS# is the active-LOW chip select for external memory.
41	32			WR#	Output	Н	WR# is the active-LOW write strobe output for external memory.
40	31			RD#	Output	Н	RD# is the active-LOW read strobe output for external memory.
38				OE#	Output	Н	OE# is the active-LOW output enable for external memory.
33	27	21	14	Reserved	Input	N/A	Reserved. Connect to ground.
					'	<u> </u>	,
101	79	51	44	WAKEUP	Input	N/A	USB Wakeup . If the 8051 is in suspend, asserting this pin starts up the oscillator and interrupts the 8051 to allow it to exit the suspend mode. Holding WAKEUP asserted inhibits the EZ-USB [®] chip from suspending. This pin has programmable polarity (WAKEUP.4).
36	29	22	15	SCL	OD	Z	Clock for the I ² C interface. Connect to VCC with a 2.2K resistor, even if no I ² C peripheral is attached.
37	30	23	16	SDA	OD	Z	Data for I ² C-compatible interface. Connect to VCC with a 2.2K resistor, even if no I ² C-compatible peripheral is attached.
2	1	6	55	VCC	Power	N/A	VCC. Connect to 3.3V power source.
26	20	18	11	VCC	Power	N/A	VCC. Connect to 3.3V power source.
43	33	24	17	VCC	Power	N/A	VCC. Connect to 3.3V power source.
48	38			VCC	Power	N/A	VCC. Connect to 3.3V power source.
64	49	34	27	VCC	Power	N/A	VCC. Connect to 3.3V power source.
68	53			VCC	Power	N/A	VCC. Connect to 3.3V power source.
81	66	39	32	VCC	Power	N/A	VCC. Connect to 3.3V power source.
100	78	50	43	VCC	Power	N/A	VCC. Connect to 3.3V power source.
107	85			VCC	Power	N/A	VCC. Connect to 3.3V power source.
-							
3	2	7	56	GND	Ground	N/A	Ground.
27	21	19	12	GND	Ground	N/A	Ground.
49	39			GND	Ground	N/A	Ground.
58	48	33	26	GND	Ground	N/A	Ground.
65	50	35	28	GND	Ground	N/A	Ground.
80	65			GND	Ground	N/A	Ground.
93	75	48	41	GND	Ground	N/A	Ground.
116	94			GND	Ground	N/A	Ground.



Table 4-1. FX2LP Pin Descriptions $(continued)^{[10]}$

128 TQFP	100 TQFP	56 SSOP	56 QFN	Name	Туре	Default	Description
125	99	4	53	GND	Ground	N/A	Ground.
			•				
14	13			NC	N/A	N/A	No Connect. This pin must be left open.
15	14			NC	N/A	N/A	No Connect. This pin must be left open.
16	15			NC	N/A	N/A	No-connect. This pin must be left open.



5.0 Register Summary

FX2LP register bit definitions are described in the FX2LP TRM in greater detail.

Table 5-1. FX2LP Register Summary

E400 128 E480 128 E600 1 E601 1	3 reserved	Description ories GPIF Waveform Descriptor 0, 1, 2, 3 data	b7 D7	b6 D6	b5 D5	b4 D4	b3	b2	b1	b0	Default	Access
E480 128 E600 1 E601 1 E602 1	WAVEDATA reserved	GPIF Waveform	D7	D6	D5	D. /						
E480 128 E600 1 E601 1 E602 1	3 reserved	Descriptor 0, 1, 2, 3 data	J .			11)4	D3	D2	D1	D0	XXXXXXXX	RW
E600 1 E601 1 E602 1					50	5 4	50	D2	51	D0	AAAAAAA	
E601 1 E602 1												
E601 1 E602 1	GENERAL CONFIGU											
E602 1	CPUCS	CPU Control & Status	0	0	PORTCSTB	CLKSPD1	CLKSPD0	CLKINV	CLKOE	8051RES	00000010	
	IFCONFIG	Interface Configuration (Ports, GPIF, slave FIFOs)	IFCLKSRC	3048MHZ	IFCLKOE	IFCLKPOL	ASYNC	GSTATE	IFCFG1	IFCFG0	10000000	RW
	PINFLAGSAB ^[11]	Slave FIFO FLAGA and FLAGB Pin Configuration	FLAGB3	FLAGB2	FLAGB1	FLAGB0	FLAGA3	FLAGA2	FLAGA1	FLAGA0	00000000	RW
E603 1	PINFLAGSCD ^[11]	Slave FIFO FLAGC and FLAGD Pin Configuration	FLAGD3	FLAGD2	FLAGD1	FLAGD0	FLAGC3	FLAGC2	FLAGC1	FLAGC0	00000000	RW
E604 1	FIFORESET ^[11]	Restore FIFOS to default state	NAKALL	0	0	0	EP3	EP2	EP1	EP0	xxxxxxx	W
E605 1	BREAKPT	Breakpoint Control	0	0	0	0	BREAK	BPPULSE	BPEN	0	00000000	rrrrbbbr
E606 1	BPADDRH	Breakpoint Address H	A15	A14	A13	A12	A11	A10	A9	A8	xxxxxxx	RW
E607 1	BPADDRL	Breakpoint Address L	A7	A6	A5	A4	A3	A2	A1	A0	xxxxxxx	RW
E608 1	UART230	230 Kbaud internally generated ref. clock	0	0	0	0	0	0	230UART1	230UART0	00000000	
E609 1	FIFOPINPOLAR ^[11]	Slave FIFO Interface pins polarity	0	0	PKTEND	SLOE	SLRD	SLWR	EF	FF	00000000	rrbbbbbb
E60A 1	REVID	Chip Revision	rv7	rv6	rv5	rv4	rv3	rv2	rv1	rv0	RevA	R
E60B 1	REVCTL ^[11]	Chip Revision Control	0	0	0	0	0	0	dyn out	onh nkt	00000001	rrrrrhh
EOUB I	UDMA	Chip Revision Control	U	0	U	U	U	U	dyn_out	enh_pkt	00000000	ПППО
E60C 1	GPIFHOLDAMOUNT	MSTB Hold Time (for UDMA)	0	0	0	0	0	0	HOLDTIME1	HOLDTIME0	00000000	rrrrrbb
3	reserved											
	ENDROINE CONFICI	LIDATION										
E040 4	ENDPOINT CONFIG		VALID	0	TVDE4	TVDEO	0		0		40400000	le ade le access
E610 1	EP10UTCFG	Endpoint 1-OUT Configuration	VALID	0	TYPE1	TYPE0	0	0	0	0	10100000	
E611 1	EP1INCFG	Endpoint 1-IN Configuration	VALID	0	TYPE1	TYPE0	0	0	0	0	10100000	
E612 1	EP2CFG	Endpoint 2 Configuration	VALID	DIR	TYPE1	TYPE0	SIZE	0	BUF1	BUF0	10100010	
E613 1	EP4CFG	Endpoint 4 Configuration	VALID	DIR	TYPE1	TYPE0	0	0	0	0	10100000	
E614 1	EP6CFG	Endpoint 6 Configuration	VALID	DIR	TYPE1	TYPE0	SIZE	0	BUF1	BUF0		bbbbbrbb
E615 1	EP8CFG	Endpoint 8 Configuration	VALID	DIR	TYPE1	TYPE0	0	0	0	0	11100000	bbbbrrrr
2	reserved					=						
E618 1	EP2FIFOCFG ^[11]	Endpoint 2 / slave FIFO configuration	0	INFM1	OEP1		AUTOIN	ZEROLENIN		WORDWIDE		
E619 1	EP4FIFOCFG ^[11]	Endpoint 4 / slave FIFO configuration	0	INFM1	OEP1	AUTOOUT	AUTOIN	ZEROLENIN	0	WORDWIDE	00000101	rbbbbbrb
E61A 1	EP6FIFOCFG ^[11]	Endpoint 6 / slave FIFO configuration	0	INFM1	OEP1	AUTOOUT	AUTOIN	ZEROLENIN	0	WORDWIDE	00000101	rbbbbbrb
E61B 1	EP8FIFOCFG ^[11]	Endpoint 8 / slave FIFO configuration	0	INFM1	OEP1	AUTOOUT	AUTOIN	ZEROLENIN	0	WORDWIDE	00000101	rbbbbbrb
E61C 4	reserved											
E620 1	EP2AUTOINLENH ^{[11}	Endpoint 2 AUTOIN Packet Length H	0	0	0	0	0	PL10	PL9	PL8	00000010	rrrrrbbb
E621 1	EP2AUTOINLENL ^[11]	Endpoint 2 AUTOIN Packet Length L	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW
E622 1	EP4AUTOINLENH ^{[11}	Endpoint 4 AUTOIN Packet Length H	0	0	0	0	0	0	PL9	PL8	00000010	rrrrrbb
E623 1	EP4AUTOINLENL ^[11]	Endpoint 4 AUTOIN Packet Length L	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW
E624 1	EP6AUTOINLENH[11		0	0	0	0	0	PL10	PL9	PL8	00000010	rrrrrbbb
E625 1	EP6AUTOINLENL ^[11]	Endpoint 6 AUTOIN	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW
E626 1	EP8AUTOINLENH ^{[11}	Packet Length L Endpoint 8 AUTOIN	0	0	0	0	0	0	PL9	PL8	00000010	rrrrrbb
E627 1	EP8AUTOINLENL ^[11]	Packet Length H Endpoint 8 AUTOIN	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW
		Packet Length L			<u> </u>							
E628 1	ECCCFG	ECC Configuration	0	0	0	0	0	0	0	ECCM	00000000	
E629 1	ECCRESET	ECC Reset	X	X	X	X	X	X	X	X	00000000	
	ECC1B0	ECC1 Byte 0 Address	LINE15	LINE14	LINE13	LINE12	LINE11	LINE10	LINE9	LINE8	00000000	
E62A 1	ECC1B1	ECC1 Byte 1 Address	LINE7	LINE6	COL3	LINE4	LINE3	COL0	LINE1	LINE0	00000000	
E62B 1	E004B0			COL4	ICCUL 3	COL2	COL1	ICAN O	II INIL 17		$\mu_{1}(1)(1)(1)(1)(1)(1)$	IK .
E62B 1 E62C 1	ECC1B2	ECC1 Byte 2 Address	COL5						LINE17	LINE16	00000000	
E62B 1	ECC1B2 ECC2B0 ECC2B1	ECC1 Byte 2 Address ECC2 Byte 0 Address ECC2 Byte 1 Address	LINE15 LINE7	LINE14 LINE6	LINE13 LINE5	LINE12 LINE4	LINE11 LINE3	LINE10 LINE2	LINE9 LINE1	LINE8 LINE0	00000000	R

Note:

^{11.} Read and writes to these register may require synchronization delay, see Technical Reference Manual for "Synchronization Delay."



Table 5-1. FX2LP Register Summary (continued)

					,	1.	1	1	1	I	L		
Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
E62F E630	1	ECC2B2 EP2FIFOPFH ^[11]	ECC2 Byte 2 Address Endpoint 2 / slave FIFO	COL5 DECIS	COL4 PKTSTAT	COL3 IN:PKTS[2] OUT:PFC12	COL2 IN:PKTS[1]	COL1 IN:PKTS[0]	COL0 0	PFC9	PFC8	10001000	R bbbbbbrbb
H.S. E630 F.S.	1	EP2FIFOPFH ^[11]	Programmable Flag H Endpoint 2 / slave FIFO	DECIS	PKTSTAT	OUT:PFC12	OUT:PFC11 OUT:PFC11	OUT:PFC10 OUT:PFC10	0	PFC9	IN:PKTS[2] OUT:PFC8	10001000	bbbbbrbb
F.S. E631	1	EP2FIFOPFL ^[11]	Programmable Flag H Endpoint 2 / slave FIFO	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	OUT:PFC8 PFC0	00000000	RW.
H.S.	1	EP2FIFOPFL ^[11]	Programmable Flag L		IN:PKTS[0]	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E631 F.S		-		IN:PKTS[1] OUT:PFC7	OUT:PFC6		-		_	PFC1			
E632 H.S.	1	EP4FIFOPFH ^[11]	Endpoint 4 / slave FIFO Programmable Flag H	DECIS	PKTSTAT	0	OUT:PFC10		0	0	PFC8		bbrbbrrb
E632 F.S	1	EP4FIFOPFH ^[11]	Endpoint 4 / slave FIFO Programmable Flag H	DECIS	PKTSTAT	0	OUT:PFC10		0	0	PFC8		bbrbbrrb
E633 H.S.	1	EP4FIFOPFL ^[11]	Endpoint 4 / slave FIFO Programmable Flag L	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E633 F.S	1	EP4FIFOPFL ^[11]	Endpoint 4 / slave FIFO Programmable Flag L	IN: PKTS[1] OUT:PFC7	IN: PKTS[0] OUT:PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E634 H.S.	1	EP6FIFOPFH ^[11]	Endpoint 6 / slave FIFO Programmable Flag H	DECIS	PKTSTAT	IN:PKTS[2] OUT:PFC12	IN:PKTS[1] OUT:PFC11	IN:PKTS[0] OUT:PFC10	0	PFC9	PFC8	00001000	bbbbbrbb
E634 F.S	1	EP6FIFOPFH ^[11]	Endpoint 6 / slave FIFO Programmable Flag H	DECIS	PKTSTAT	OUT:PFC12	OUT:PFC11	OUT:PFC10	0	PFC9	IN:PKTS[2] OUT:PFC8	00001000	bbbbbrbb
E635 H.S.	1	EP6FIFOPFL ^[11]	Endpoint 6 / slave FIFO Programmable Flag L	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E635 F.S	1	EP6FIFOPFL ^[11]		IN:PKTS[1] OUT:PFC7	IN:PKTS[0] OUT:PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E636 H.S.	1	EP8FIFOPFH ^[11]	Endpoint 8 / slave FIFO Programmable Flag H	DECIS	PKTSTAT	0	IN: PKTS[1] OUT:PFC10	IN: PKTS[0] OUT:PFC9	0	0	PFC8	00001000	bbrbbrrb
E636 F.S	1	EP8FIFOPFH ^[11]	Endpoint 8 / slave FIFO Programmable Flag H	DECIS	PKTSTAT	0	OUT:PFC10		0	0	PFC8	00001000	bbrbbrrb
E637 H.S.	1	EP8FIFOPFL ^[11]		PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E637 F.S	1	EP8FIFOPFL ^[11]		IN: PKTS[1] OUT:PFC7	IN: PKTS[0] OUT:PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
r.3	8	reserved	Flogrammable Flag L	001.FFC1	001.FFC0								
E640	1	EP2ISOINPKTS	EP2 (if ISO) IN Packets per frame (1-3)	AADJ	0	0	0	0	0	INPPF1	INPPF0	00000001	brrrrrbb
E641	1	EP4ISOINPKTS	EP4 (if ISO) IN Packets per frame (1-3)	AADJ	0	0	0	0	0	INPPF1	INPPF0	00000001	brrrrrr
E642	1	EP6ISOINPKTS	EP6 (if ISO) IN Packets per frame (1-3)	AADJ	0	0	0	0	0	INPPF1	INPPF0	00000001	brrrrrbb
E643	1	EP8ISOINPKTS	EP8 (if ISO) IN Packets per frame (1-3)	AADJ	0	0	0	0	0	INPPF1	INPPF0	00000001	brrrrrr
E644	4	reserved											
E648 E649		INPKTEND ^[11] OUTPKTEND ^[11]	Force IN Packet End Force OUT Packet End	Skip Skip	0	0	0	EP3 EP3	EP2 EP2	EP1 EP1	EP0 EP0	XXXXXXXX	W
E649	/	INTERRUPTS	Force OUT Packet End	Экір	U	U	U	EP3	EPZ	EPI	EPU	xxxxxxx	VV
E650	1	EP2FIFOIE ^[11]	Endpoint 2 slave FIFO Flag Interrupt Enable	0	0	0	0	EDGEPF	PF	EF	FF	00000000	RW
E651	1	EP2FIFOIRQ ^[11,12]	Endpoint 2 slave FIFO	0	0	0	0	0	PF	EF	FF	00000000	rrrrrbbb
E652	1	EP4FIFOIE ^[11]	Flag Interrupt Request Endpoint 4 slave FIFO	0	0	0	0	EDGEPF	PF	EF	FF	00000000	RW
E653	1	EP4FIFOIRQ ^[11,12]		0	0	0	0	0	PF	EF	FF	00000000	rrrrrbbb
E654		EP6FIFOIE ^[11]	Flag Interrupt Request Endpoint 6 slave FIFO	0	0	0	0	EDGEPF	PF	EF	FF	00000000	
E655		EP6FIFOIRQ ^[11,12]	Flag Interrupt Enable Endpoint 6 slave FIFO	0	0	0	0	0	PF	EF	FF	00000000	
E656		EP8FIFOIE ^[11]	Flag Interrupt Request	0	0	0	0	EDGEPF	PF	EF	FF	00000000	
			Flag Interrupt Enable										
E657	1	EP8FIFOIRQ ^[11,12]	Flag Interrupt Request	0	0	0	0	0	PF	EF .	FF	00000000	
E658	1	IBNIE	Enable	0	0	EP8	EP6	EP4	EP2	EP1	EP0	00000000	
E659	1	IBNIRQ ^[12]	Request	0	0	EP8	EP6	EP4	EP2	EP1	EP0		rrbbbbbb
E65A		NAKIE	Endpoint Ping-NAK / IBN Interrupt Enable		EP6	EP4	EP2	EP1	EP0	0	IBN	00000000	RW
E65B	1	NAKIRQ ^[12]	Endpoint Ping-NAK / IBN Interrupt Request	EP8	EP6	EP4	EP2	EP1	EP0	0	IBN	xxxxxx0x	bbbbbbrb
E65C	1	USBIE	USB Int Enables	0	EP0ACK	HSGRANT	URES	SUSP	SUTOK	SOF	SUDAV	00000000	RW
E65D	1	USBIRQ ^[12]	USB Interrupt Requests	0	EP0ACK	HSGRANT	URES	SUSP	SUTOK	SOF	SUDAV	0xxxxxxx	rbbbbbbb
E65E		EPIE	Endpoint Interrupt Enables	EP8	EP6	EP4	EP2	EP1OUT	EP1IN	EP0OUT	EP0IN	00000000	RW
E65F	1	EPIRQ ^[12]	Endpoint Interrupt Requests	EP8	EP6	EP4	EP2	EP1OUT	EP1IN	EP0OUT	EP0IN	0	RW
E660	1	GPIFIE ^[11]	GPIF Interrupt Enable	0	0	0	0	0	0	GPIFWF	GPIFDONE	00000000	RW
E661	1	GPIFIRQ ^[11]	GPIF Interrupt Request	0	0	0	0	0	0	GPIFWF	GPIFDONE	000000xx	RW
Mata													

Note:

12. The register can only be reset, it cannot be set



Table 5-1. FX2LP Register Summary (continued)

Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
662	1	USBERRIE	USB Error Interrupt Enables	ISOEP8	ISOEP6	ISOEP4	ISOEP2	0	0	0	ERRLIMIT	00000000	RW
663	1	USBERRIRQ[12]	USB Error Interrupt Requests	ISOEP8	ISOEP6	ISOEP4	ISOEP2	0	0	0	ERRLIMIT	0000000x	bbbbrrrb
664	1	ERRCNTLIM	USB Error counter and limit	EC3	EC2	EC1	EC0	LIMIT3	LIMIT2	LIMIT1	LIMIT0	xxxx0100	rrrrbbbb
665	1	CLRERRCNT	Clear Error Counter EC3:0	·	x	x			v		v	xxxxxxxx	W
666		INT2IVEC	Interrupt 2 (USB)	x 0	I2V4	I2V3	I2V2	I2V1	I2V0	Λ	0	00000000	
		-	Autovector`						-	U	U		
667	1	INT4IVEC	Interrupt 4 (slave FIFO & GPIF) Autovector	1	0	14V3	I4V2	I4V1	I4V0	0	0	10000000	R
668	1	INTSETUP	Interrupt 2&4 setup	0	0	0	0	AV2EN	0	INT4SRC	AV4EN	00000000	RW
669	7	reserved											
		INPUT / OUTPUT	I						_				
E670	1	PORTACFG	I/O PORTA Alternate Configuration	FLAGD	SLCS	0	0	0	0	INT1	INT0	00000000	RW
671	1	PORTCCFG	I/O PORTC Alternate Configuration	GPIFA7	GPIFA6	GPIFA5	GPIFA4	GPIFA3	GPIFA2	GPIFA1	GPIFA0	00000000	RW
672	1	PORTECFG	I/O PORTE Alternate Configuration	GPIFA8	T2EX	INT6	RXD10UT	RXD00UT	T2OUT	T10UT	T0OUT	00000000	RW
E673	4	XTALINSRC	XTALIN Clock Source	0	0	0	0	0	0	0	EXTCLK	00000000	rrrrrrb
E677	1	reserved		•		-	•		-	-			
E678	1	I2CS	I ² C Bus Control & Status	START	STOP	LASTRD	ID1	ID0	BERR	ACK	DONE	000xx000	bbbrrrrr
- 679	1	I2DAT	I ² C Bus	d7	d6	d5	d4	d3	d2	d1	d0	xxxxxxx	RW
67A	1	I2CTL	Data I ² C Bus	0	0	0	0	0	0	STOPIE	400KHZ	00000000	D\M
			Control				•						
67B		XAUTODAT1	Autoptr1 MOVX access, when APTREN=1	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXX	RW
E67C	1	XAUTODAT2	Autoptr2 MOVX access, when APTREN=1	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW
		UDMA CRC											
67D	1	UDMACRCH ^[11]	UDMA CRC MSB	CRC15	CRC14	CRC13	CRC12	CRC11	CRC10	CRC9	CRC8	01001010	RW
67E	1	UDMACRCL ^[11]	UDMA CRC LSB	CRC7	CRC6	CRC5	CRC4	CRC3	CRC2	CRC1	CRC0	10111010	RW
67F	1	UDMACRC- QUALIFIER	UDMA CRC Qualifier	QENABLE	0	0	0	QSTATE	QSIGNAL2	QSIGNAL1	QSIGNAL0	00000000	brrrbbbb
		USB CONTROL											
E680	1	USBCS	USB Control & Status	HSM	0	0	0	DISCON	NOSYNSOF	RENUM	SIGRSUME	x0000000	rrrrbbbb
E681	1	SUSPEND	Put chip into suspend	х	х	х	х	Х	Х	х	Х	XXXXXXX	W
E682	1	WAKEUPCS	Wakeup Control & Status	WU2	WU	WU2POL	WUPOL	0	DPEN	WU2EN	WUEN	xx000101	bbbbrbb
E683	1	TOGCTL	Toggle Control	Q	S	R	Ю	EP3	EP2	EP1	EP0	x0000000	rrrbbbbb
E684	1	USBFRAMEH	USB Frame count H	0	0	0	0	0	FC10	FC9	FC8	00000xxx	R
E685	1	USBFRAMEL	USB Frame count L	FC7	FC6	FC5	FC4	FC3	FC2	FC1	FC0	XXXXXXX	R
E686	1	MICROFRAME	Microframe count, 0-7	0	0	0	0	0	MF2	MF1	MF0	00000xxx	R
E687	1	FNADDR	USB Function address	0	FA6	FA5	FA4	FA3	FA2	FA1	FA0	0xxxxxxx	R
E688	2	reserved											
		ENDPOINTS											
E68A	1	EP0BCH ^[11]	Endpoint 0 Byte Count H	(BC15)	(BC14)	(BC13)	(BC12)	(BC11)	(BC10)	(BC9)	(BC8)	xxxxxxx	RW
E68B	1	EP0BCL ^[11]	Endpoint 0 Byte Count L	(BC7)	BC6	BC5	BC4	BC3	BC2	BC1	BC0	XXXXXXX	RW
E68C	1	reserved											
E68D	1	EP1OUTBC	Endpoint 1 OUT Byte Count	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	0xxxxxxx	RW
E68E	1	reserved											
E68F		EP1INBC	Endpoint 1 IN Byte Count	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	0xxxxxxx	RW
- 690		EP2BCH ^[11]	Endpoint 2 Byte Count H	0	0	0	0	0	BC10	BC9	BC8	00000xxx	RW
E691		EP2BCL ^[11]	Endpoint 2 Byte Count L	BC7/SKIP	BC6	BC5	BC4	BC3	BC2	BC1	BC0	XXXXXXXX	RW
692 694	2	reserved EP4BCH ^[11]	Endpoint 4 Byte Count H	0	0	0	0	0	0	BC9	BC8	000000xx	RW
=695		EP4BCL ^[11]	Endpoint 4 Byte Count H		BC6	BC5	BC4	BC3	BC2	BC9 BC1	BC0		RW
=696		reserved	Enapoint 4 Byte Count L	BC1/SKIP	ВСО	ВСЗ	BC4	ВСЗ	BC2	ВСТ	ВСО	XXXXXXX	KVV
=698	1	EP6BCH ^[11]	Endpoint 6 Byte Count H	0	0	0	0	0	BC10	BC9	BC8	00000xxx	RW
699	1	EP6BCL ^[11]	Endpoint 6 Byte Count L	BC7/SKIP	BC6	BC5	BC4	BC3	BC2	BC1	BC0	xxxxxxx	RW
69A	2	reserved	,										
69C		EP8BCH ^[11]	Endpoint 8 Byte Count H		0	0	0	0	0	BC9	BC8	000000xx	RW
69D		EP8BCL ^[11]	Endpoint 8 Byte Count L	BC7/SKIP	BC6	BC5	BC4	BC3	BC2	BC1	BC0	XXXXXXX	RW
69E		reserved EP0CS	Endocint O Control or 1	HSNAK	0	0	0	0	0	BUSY	STALL	10000000	hhhhhh.
E6A0			Endpoint 0 Control and Status				0		0				
	1	EP10UTCS	Endpoint 1 OUT Control and Status	0	0	0	0	0	0	BUSY	STALL	00000000	bbbbbbi
E6A1			and olaldo										
	1	EP1INCS	Endpoint 1 IN Control and	0	0	0	0	0	0	BUSY	STALL	00000000	bbbbbbi
E6A1 E6A2 E6A3		EP1INCS EP2CS	Endpoint 1 IN Control and Status	0	0 NPAK2	0 NPAK1	0 NPAK0	0 FULL	0 EMPTY	BUSY 0	STALL	00000000 00101000	



Table 5-1. FX2LP Register Summary (continued)

										•			
	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
E6A4	1	EP4CS	Endpoint 4 Control and Status	0	0	NPAK1	NPAK0	FULL	EMPTY	0	STALL	00101000	rrrrrrb
E6A5	1	EP6CS	Endpoint 6 Control and Status	0	NPAK2	NPAK1	NPAK0	FULL	EMPTY	0	STALL	00000100	rrrrrrb
E6A6	1	EP8CS	Endpoint 8 Control and Status	0	0	NPAK1	NPAK0	FULL	EMPTY	0	STALL	00000100	rrrrrrb
E6A7	1	EP2FIFOFLGS	Endpoint 2 slave FIFO Flags	0	0	0	0	0	PF	EF	FF	00000010	R
E6A8	1	EP4FIFOFLGS	Endpoint 4 slave FIFO Flags	0	0	0	0	0	PF	EF	FF	00000010	R
E6A9	1	EP6FIFOFLGS	Endpoint 6 slave FIFO Flags	0	0	0	0	0	PF	EF	FF	00000110	R
E6AA	1	EP8FIFOFLGS	Endpoint 8 slave FIFO Flags	0	0	0	0	0	PF	EF	FF	00000110	R
E6AB	1	EP2FIFOBCH	Endpoint 2 slave FIFO total byte count H	0	0	0	BC12	BC11	BC10	BC9	BC8	00000000	R
E6AC	1	EP2FIFOBCL	Endpoint 2 slave FIFO total byte count L	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R
E6AD	1	EP4FIFOBCH	Endpoint 4 slave FIFO total byte count H	0	0	0	0	0	BC10	BC9	BC8	00000000	R
E6AE	1	EP4FIFOBCL	Endpoint 4 slave FIFO total byte count L	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R
E6AF	1	EP6FIFOBCH	Endpoint 6 slave FIFO total byte count H	0	0	0	0	BC11	BC10	BC9	BC8	00000000	R
E6B0	1	EP6FIFOBCL	Endpoint 6 slave FIFO total byte count L	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R
E6B1	1	EP8FIFOBCH	Endpoint 8 slave FIFO total byte count H	0	0	0	0	0	BC10	BC9	BC8	00000000	R
E6B2	1	EP8FIFOBCL	Endpoint 8 slave FIFO total byte count L	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R
E6B3	1	SUDPTRH	Setup Data Pointer high address byte	A15	A14	A13	A12	A11	A10	A9	A8	xxxxxxx	RW
E6B4	1	SUDPTRL	Setup Data Pointer low address byte	A7	A6	A5	A4	A3	A2	A1	0	xxxxxxx0	bbbbbbbb
E6B5	1	SUDPTRCTL	Setup Data Pointer Auto Mode	0	0	0	0	0	0	0	SDPAUTO	00000001	RW
	2	reserved											
E6B8	8	SETUPDAT	8 bytes of setup data	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	R
			SETUPDAT[0] = bmRequestType										
			SETUPDAT[1] = bmRequest										
			SETUPDAT[2:3] = wValue										
			SETUPDAT[4:5] = wIndex										
			SETUPDAT[6:7] = wLength										
		GPIF	WEGIIGHT										
E6C0	1	GPIFWFSELECT	Waveform Selector	SINGLEWR1	SINGLEWRO	SINGLERD1	SINGLERD0	FIFOWR1	FIFOWR0	FIFORD1	FIFORD0	11100100	RW
	1	GPIFIDLECS	GPIF Done, GPIF IDLE drive mode	DONE	0	0	0	0	0	0	IDLEDRV		RW
E6C2	1	GPIFIDLECTL	Inactive Bus, CTL states	0	0	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0	11111111	RW
E6C3	1	GPIFCTLCFG	CTL Drive Type	TRICTL	0	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0	00000000	RW
E6C4	1	GPIFADRH ^[11]	GPIF Address H	0	0	0	0	0	0	0	GPIFA8	00000000	RW
E6C5	1	GPIFADRL ^[11]	GPIF Address L	GPIFA7	GPIFA6	GPIFA5	GPIFA4	GPIFA3	GPIFA2	GPIFA1	GPIFA0	00000000	RW
ECCC	1	FLOWSTATE	Flowerote Frahla and	ECE	0	0	0	0	ECO	EC1	ESO	00000000	h republic
E6C6		FLOWSTATE	Flowstate Enable and Selector	FSE	U	U	U	U	FS2	FS1	FS0	00000000	
E6C7		FLOWLOGIC	Flowstate Logic	LFUNC1	LFUNC0	TERMA2	TERMA1	TERMA0	TERMB2	TERMB1	TERMB0	00000000	
E6C8	1	FLOWEQ0CTL	CTL-Pin States in Flowstate (when Logic = 0)	CTL0E3	CTL0E2	CTL0E1/ CTL5	CTL0E0/ CTL4	CTL3	CTL2	CTL1	CTL0	00000000	RW
E6C9	1	FLOWEQ1CTL	CTL-Pin States in Flow- state (when Logic = 1)	CTL0E3	CTL0E2	CTL0E1/ CTL5	CTL0E0/ CTL4	CTL3	CTL2	CTL1	CTL0	00000000	RW
E6CA	1	FLOWHOLDOFF	Holdoff Configuration	HOPERIOD3	HOPERIOD2			HOSTATE	HOCTL2	HOCTL1	HOCTL0	00010010	RW
E6CB	1	FLOWSTB	Flowstate Strobe Configuration	SLAVE	RDYASYNC	CTLTOGL	SUSTAIN	0	MSTB2	MSTB1	MSTB0	00100000	RW
E6CC	1	FLOWSTBEDGE		0	0	0	0	0	0	FALLING	RISING	00000001	rrrrrbb
E6CD	1	FLOWSTBPERIOD	Master-Strobe Half-Period	D7	D6	D5	D4	D3	D2	D1	D0	00000010	RW
E6CE	1	GPIFTCB3 ^[11]	GPIF Transaction Count Byte 3	TC31	TC30	TC29	TC28	TC27	TC26	TC25	TC24	00000000	RW
E6CF		GPIFTCB2 ^[11]	GPIF Transaction Count Byte 2	TC23	TC22	TC21	TC20	TC19	TC18	TC17	TC16	00000000	RW
E6D0	1	GPIFTCB1 ^[11]	GPIF Transaction Count Byte 1	TC15	TC14	TC13	TC12	TC11	TC10	TC9	TC8	00000000	RW
E6D1	1	GPIFTCB0 ^[11]	GPIF Transaction Count Byte 0	TC7	TC6	TC5	TC4	TC3	TC2	TC1	TC0	00000001	RW
	2	reserved										00000000	RW
		reserved											



Table 5-1. FX2LP Register Summary (continued)

iabi	e 5-	I. FAZLP REG	gister Summary	(continue	a)								
Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
		reserved											
E6D2	1	EP2GPIFFLGSEL[11]	Endpoint 2 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	RW
E6D3	1	EP2GPIFPFSTOP	Endpoint 2 GPIF stop	0	0	0	0	0	0	0	FIFO2FLAG	00000000	RW
LUDS		Li 201 ii 1 1 0 101	transaction on prog. flag	O				o .		O	I II OZI LAG	00000000	i v
E6D4	1	EP2GPIFTRIG ^[11]	Endpoint 2 GPIF Trigger	х	х	х	х	х	х	х	х	XXXXXXX	W
	3	reserved											
		reserved											
		reserved											
E6DA	1	EP4GPIFFLGSEL ^[11]	Endpoint 4 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	RW
E6DB	1	EP4GPIFPFSTOP	Endpoint 4 GPIF stop	0	0	0	0	0	0	0	FIFO4FLAG	00000000	RW
			transaction on GPIF Flag	-									
E6DC	1	EP4GPIFTRIG ^[11]	Endpoint 4 GPIF Trigger	х	Х	Х	Х	х	Х	х	Х	XXXXXXX	W
	3	reserved											
		reserved											
F0F0		reserved	5 1 1 1 0 0 DUE 51							F0.4	F00		D)4/
E6E2	1	EP6GPIFFLGSEL ^[11]	Endpoint 6 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	RW
E6E3	1	EP6GPIFPFSTOP	Endpoint 6 GPIF stop	0	0	0	0	0	0	0	FIFO6FLAG	00000000	RW
			transaction on prog. flag										
E6E4	1	EP6GPIFTRIG ^[11]	Endpoint 6 GPIF Trigger	x	х	х	х	х	х	х	х	XXXXXXX	W
	3	reserved											
		reserved											
E0E 4		reserved	5 1 1 1 0 0 DUE 51							F0.4	F00		D)4/
E6EA	1	EP8GPIFFLGSEL ^[11]	Endpoint 8 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	RW
E6EB	1	EP8GPIFPFSTOP	Endpoint 8 GPIF stop	0	0	0	0	0	0	0	FIFO8FLAG	00000000	RW
			transaction on prog. flag										
E6EC	1	EP8GPIFTRIG ^[11]	Endpoint 8 GPIF Trigger	x	х	х	х	х	х	х	х	XXXXXXX	W
	-	reserved											
E6F0	1	XGPIFSGLDATH	GPIF Data H (16-bit mode only)	D15	D14	D13	D12	D11	D10	D9	D8	XXXXXXX	RW
E6F1	1	XGPIFSGLDATLX	Read/Write GPIF Data L &	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW
_0		7.0. II 002571127	trigger transaction	<i>-</i>							20	7000000	
E6F2	1	XGPIFSGLDATL-	Read GPIF Data L, no	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXX	R
E6F3	1	NOX GPIFREADYCFG	transaction trigger Internal RDY, Sync/Async,	INTERV	SAS	TCXRDY5	0	0	0	0	0	00000000	bbbrrrr
EUF3	1	GFIFKEADTCFG	RDY pin states	INTRUT	SAS	ICARDIS	U	U	U	U	U	00000000	DDDIIIII
				1						ı			
E6F4	1	GPIFREADYSTAT	GPIF Ready Status	0	0	RDY5	RDY4	RDY3	RDY2	RDY1	RDY0	00xxxxxx	R
E6F5	1	GPIFABORT	Abort GPIF Waveforms	х	х	х	х	х	х	х	x	XXXXXXX	W
E6F6	2	reserved											
		ENDPOINT BUFFER	S										
E740	64	EP0BUF	EP0-IN/-OUT buffer	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXX	RW
E780	64	EP10UTBUF	EP1-OUT buffer	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXX	RW
E7C0	64	EP1INBUF	EP1-IN buffer	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXX	RW
	2048	reserved											RW
F000	1024	EP2FIFOBUF	512/1024-byte EP 2 / slave FIFO buffer (IN or	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXX	RW
			OUT)										
F400	512	EP4FIFOBUF	512 byte EP 4/slave FIFO	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW
			buffer (IN or OUT)										
		reserved											
F800	1024	EP6FIFOBUF	512/1024-byte EP 6 / slave FIFO buffer (IN or	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW
			OUT)										
FC00	512	EP8FIFOBUF	512 byte EP 8 / slave FIFO	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXX	RW
FF.00	540		buffer (IN or OUT)										
	512	reserved			DIGGON						1001417		,
XXXX		I ² C Configuration Byte	9	0	DISCON	0	0	0	0	0	400KHZ	XXXXXXXX [14]	n/a
		Special Function Reg	isters (SFRs)										
80	1	IOA ^[13]	Port A (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW
81	1	SP	Stack Pointer	D7	D6	D5	D4	D3	D2	D1	D0		RW
82	1	DPL0	Data Pointer 0 L	A7	A6	A5	A4	A3	A2	A1	A0		RW
83	1	DPH0	Data Pointer 0 H	A15	A14	A13	A12	A11	A10	A9	A8		
84	1	DPL1 ^[13]	Data Pointer 1 L	A7	A6	A5	A4	A3	A2	A1	A0		RW
85	1	DPH1 ^[13]	Data Pointer 1 H	A15	A14	A13	A12	A11	A10	A9	A8		RW
86	1	DPS ^[13]	Data Pointer 0/1 select	0	0	0	0	0	0	0	SEL	00000000	RW
87	1	PCON	Power Control	SMOD0	х	1	1	х	х	х	IDLE		RW
88	1	TCON	Timer/Counter Control	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000	RW
00		TMOD	(bit addressable)	0.475	OT	144	140	0.475	OT	144	140	000000	DVC
89	1	TMOD	Timer/Counter Mode Control	GATE	СТ	M1	M0	GATE	СТ	M1	M0	00000000	ΚW
8A	1	TL0	Timer 0 reload L	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW



Table 5-1. FX2LP Register Summary (continued)

Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
8B	1	TL1	Timer 1 reload L	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
8C	1	TH0	Timer 0 reload H	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW
8D	1	TH1	Timer 1 reload H	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW
8E	1	CKCON ^[13]	Clock Control	v v	v .	T2M	T1M	TOM	MD2	MD1	MD0	00000001	RW
8F	1	reserved	Clock Control	^	^	12101	1 1101	TOW	IVIDZ	IVIDI	IVIDO	00000001	IXVV
90	1	IOB ^[13]	Port B (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW
91	1	EXIF ^[13]	,	IE5	IE4	I2CINT	USBNT	4	0	0	0	00001000	RW
	1	MPAGE ^[13]	External Interrupt Flag(s)					1 0.44	~	•	•		
92	1	MPAGE	Upper Addr Byte of MOVX using @R0 / @R1	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW
93	5	reserved	, , , , , , , , , , , , , , , , , , ,										
98	1	SCON0	Serial Port 0 Control	SM0 0	SM1_0	SM2 0	REN 0	TB8_0	RB8_0	TI 0	RI 0	00000000	RW
		000.10	(bit addressable)	0.110_0	S0	02_0	11211_0	. 50_0	1.50_0	0	0	0000000	
99	1	SBUF0	Serial Port 0 Data Buffer	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
9A	1	AUTOPTRH1 ^[13]	Autopointer 1 Address H	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW
9B	1	AUTOPTRL1 ^[13]	Autopointer 1 Address L	A7	A6	A5	A4	A3	A2	A1	A0	00000000	RW
9C	1	reserved											
9D	1	AUTOPTRH2 ^[13]	Autopointer 2 Address H	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW
9E	1	AUTOPTRL2 ^[13]	Autopointer 2 Address L	A7	A6	A5	A4	A3	A2	A1	A0		RW
9F	1	reserved	Autopolitici Z Address E	A.	7.0	7.5	A-4	7.0	7.2	Α1	Au	00000000	IXVV
	1	IOC ^[13]	Dout C (hit addressable)	D7	DC	DE	D4	Da	Do	D4	DO	100000001	DW/
A0	1		Port C (bit addressable)	יט	D6	D5	υ4 	D3	D2	D1	D0	XXXXXXXX	RW
A1	1	INT2CLR ^[13]	Interrupt 2 clear	×	Х	Х	Х	х	Х	х	Х	XXXXXXX	W
A2	1	INT4CLR ^[13]	Interrupt 4 clear	Х	Х	Х	Х	х	Х	х	Х	XXXXXXX	W
A3	5	reserved											
A8	1	IE	Interrupt Enable	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0	00000000	RW
10			(bit addressable)										
A9	1	reserved											_
AA	1	EP2468STAT ^[13]	Endpoint 2,4,6,8 status flags	EP8F	EP8E	EP6F	EP6E	EP4F	EP4E	EP2F	EP2E	01011010	R
AB	1	ED24EIEOEI GS	Endpoint 2,4 slave FIFO	0	EP4PF	EP4EF	EP4FF	0	EP2PF	EP2EF	EP2FF	00100010	D
AD	'	EP24FIFOFLGS	status flags	o o	CF4FF	CF4CF	CF4FF	U	CFZFF	CFZCF	CF2FF	00100010	I.
AC	1	EP68FIFOFLGS	Endpoint 6,8 slave FIFO	0	EP8PF	EP8EF	EP8FF	0	EP6PF	EP6EF	EP6FF	01100110	R
		[13]	status flags								-		
AD	2	reserved											
AF	1	AUTOPTRSETUP[13]	Autopointer 1&2 setup	0	0	0	0	0	APTR2INC	APTR1INC	APTREN	00000110	RW
B0	1	IOD ^[13]	Port D (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW
B1	1	IOE ^[13]	Port E	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX	RW
			(NOT bit addressable)			_							
B2	1	OEA ^[13]	Port A Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
В3	1	OEB ^[13]	Port B Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
B4	1	OEC ^[13]	Port C Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
B5	1	OED ^[13]	Port D Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
B6	1	OEE ^[13]	Port E Output Enable	D7	D6	D5	D4	D3	D2	D1	D0		RW
B7	1	reserved	. or a output andolo		50	-		-	-			0000000	
B8	1	IP .	Interrupt Priority (bit ad-	1	PS1	PT2	PS0	PT1	PX1	PT0	PX0	10000000	D\A/
ь	'	ir .	dressable)	'	F31	F12	F 30	F 1 1	FAI	F 10	FAU	10000000	IXVV
B9	1	reserved	,			t							
BA	1	EP01STAT ^[13]	Endpoint 0&1 Status	0	0	0	0	0	EP1INBSY	EP10UTBS	EP0BSY	00000000	R
	,			-	[Ī	[[Y			· `
ВВ	1	GPIFTRIG ^[13] [11]	Endpoint 2,4,6,8 GPIF	DONE	0	0	0	0	RW	EP1	EP0	10000xxx	brrrrbbb
			slave FIFO Trigger										
BC	1	reserved											
BD	1	GPIFSGLDATH ^[13]	GPIF Data H (16-bit mode	D15	D14	D13	D12	D11	D10	D9	D8	XXXXXXX	RW
		ODIEGO E : -: : : [49]	only)	D-7	D.o.	5-	D.4	D.0	Do.	D.	B.0		DIA.
BE	1	GPIFSGLDATLX ^[13]	GPIF Data L w/ Trigger	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXX	RW
BF	1	GPIFSGLDAT LNOX ^[13]	GPIF Data L w/ No Trigger	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	R
CO		ILINUAN: '	i e	I		ļ		L	L		DI 4	00000000	D\M
C0	4		Carial Dark 4 Control (1.1)	CMO 4	CNA4 4	CMAC 4	DENI 4						
	1	SCON1 ^[13]	Serial Port 1 Control (bit addressable)	SM0_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1	00000000	1244
C1	1	SCON1 ^[13]	addressable)	_			_						
C1	1	SCON1 ^[13] SBUF1 ^[13]		SM0_1 D7	SM1_1 D6	SM2_1 D5	REN_1 D4	D3	D2	TI_1 D1	D0	00000000	
C2	1 6	SCON1 ^[13] SBUF1 ^[13] reserved	addressable) Serial Port 1 Data Buffer	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
	1 1 6 1	SCON1 ^[13] SBUF1 ^[13]	addressable)	_			_						RW
C2 C8	1 6 1	SCON1 ^[13] SBUF1 ^[13] reserved T2CON	addressable) Serial Port 1 Data Buffer Timer/Counter 2 Control	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
C2 C8 C9	1 6 1 1 1	SCON1 ^[13] SBUF1 ^[13] reserved T2CON reserved	addressable) Serial Port 1 Data Buffer Timer/Counter 2 Control (bit addressable)	D7 TF2	D6 EXF2	D5 RCLK	D4 TCLK	D3 EXEN2	D2 TR2	D1 CT2	D0 CPRL2	00000000	RW
C2 C8	1 6 1	SCON1 ^[13] SBUF1 ^[13] reserved T2CON	addressable) Serial Port 1 Data Buffer Timer/Counter 2 Control	D7 TF2	D6	D5	D4	D3	D2	D1	D0	00000000	RW
C2 C8 C9	1 1 6 1 1	SCON1 ^[13] SBUF1 ^[13] reserved T2CON reserved	addressable) Serial Port 1 Data Buffer Timer/Counter 2 Control (bit addressable) Capture for Timer 2, autoreload, up-counter Capture for Timer 2, autoreload and up-counter	D7 TF2 D7	D6 EXF2	D5 RCLK	D4 TCLK	D3 EXEN2	D2 TR2	D1 CT2	D0 CPRL2	00000000	RW RW
C2 C8 C9 CA	1 6 1 1 1 1	SCON1 ^[13] SBUF1 ^[13] reserved T2CON reserved RCAP2L	addressable) Serial Port 1 Data Buffer Timer/Counter 2 Control (bit addressable) Capture for Timer 2, auto- reload, up-counter	D7 TF2 D7	D6 EXF2 D6	D5 RCLK D5	TCLK	D3 EXEN2 D3	TR2	D1 CT2	D0 CPRL2 D0	00000000	RW RW RW
C2 C8 C9 CA	1 6 1 1 1	SCON1 ^[13] SBUF1 ^[13] reserved T2CON reserved RCAP2L	addressable) Serial Port 1 Data Buffer Timer/Counter 2 Control (bit addressable) Capture for Timer 2, autoreload, up-counter Capture for Timer 2, autoreload and up-counter	D7 TF2 D7	D6 EXF2 D6	D5 RCLK D5	TCLK	D3 EXEN2 D3	TR2	D1 CT2	D0 CPRL2 D0	00000000	RW RW RW
C2 C8 C9 CA	1 6 1 1 1 1	SCON1 ^[13] SBUF1 ^[13] reserved T2CON reserved RCAP2L RCAP2H	addressable) Serial Port 1 Data Buffer Timer/Counter 2 Control (bit addressable) Capture for Timer 2, autoreload, up-counter Capture for Timer 2, autoreload, up-counter	D7 TF2 D7 D7	D6 EXF2 D6 D6	D5 RCLK D5 D5	TCLK D4	D3 EXEN2 D3 D3	TR2 D2 D2 D2	D1 CT2 D1 D1	D0 CPRL2 D0 D0	00000000 00000000 00000000 00000000	RW RW RW
C2 C8 C9 CA CB	1 1 6 1 1 1 1 1 2	SCON1 ^[13] SBUF1 ^[13] reserved T2CON reserved RCAP2L RCAP2H TL2	addressable) Serial Port 1 Data Buffer Timer/Counter 2 Control (bit addressable) Capture for Timer 2, autoreload, up-counter Capture for Timer 2, autoreload, up-counter Timer 2 reload L	D7 TF2 D7 D7	D6 EXF2 D6 D6 D6	D5 RCLK D5 D5 D5	D4 TCLK D4 D4 D4	D3 EXEN2 D3 D3 D3	D2 TR2 D2 D2 D2	D1 CT2 D1 D1 D1	D0 CPRL2 D0 D0 D0	00000000 00000000 00000000 00000000	RW RW RW RW
C2 C8 C9 CA CB CC	1 1 1 1 1 1 1	SCON1 ^[13] SBUF1 ^[13] reserved T2CON reserved RCAP2L RCAP2H TL2 TH2	addressable) Serial Port 1 Data Buffer Timer/Counter 2 Control (bit addressable) Capture for Timer 2, autoreload, up-counter Capture for Timer 2, autoreload, up-counter Timer 2 reload L	D7 TF2 D7 D7 D7 D15	D6 EXF2 D6 D6 D6	D5 RCLK D5 D5 D5	D4 TCLK D4 D4 D4	D3 EXEN2 D3 D3 D3	D2 TR2 D2 D2 D2	D1 CT2 D1 D1 D1	D0 CPRL2 D0 D0 D0	00000000 00000000 00000000 00000000	RW RW RW RW RW

Notes:

^{13.} SFRs not part of the standard 8051 architecture.14. If no EEPROM is detected by the SIE then the default is 00000000.



Table 5-1. FX2LP Register Summary (continued)

Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
D1	7	reserved											
D8	1	EICON[13]	External Interrupt Control	SMOD1	1	ERESI	RESI	INT6	0	0	0	01000000	RW
D9	7	reserved											
E0	1	ACC	Accumulator (bit address- able)	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
E1	7	reserved											
E8	1	EIE ^[13]	External Interrupt En- able(s)	1	1	1	EX6	EX5	EX4	El ² C	EUSB	11100000	RW
E9	7	reserved											
F0	1	В	B (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
F1	7	reserved											
F8	1	EIP ^[13]	External Interrupt Priority Control	1	1	1	PX6	PX5	PX4	PI ² C	PUSB	11100000	RW
F9	7	reserved											

R = all bits read-only

W = all bits write-only r = read-only bit

w = write-only bit

b = both read/write bit



6.0 Absolute Maximum Ratings

Storage Temperature	65°C to +150°C
Ambient Temperature with Power Supplied	0°C to +70°C
Supply Voltage to Ground Potential	0.5V to +4.0V
DC Input Voltage to Any Input Pin	5.25V ^[15]
DC Voltage Applied to Outputs in High Z State	
Power Dissipation	TBD mW
Static Discharge Voltage	
Max Output Current, per I/O port	10 mA
Max Output Current, all five I/O ports (128- and 100-pin packages)	50 mA
7.0 Operating Conditions	
T _A (Ambient Temperature Under Bias)	0°C to +70°C
Supply Voltage	+3.0V to +3.6V
Ground Voltage	
F _{OSC} (Oscillator or Crystal Frequency)	24 MHz ± 100 ppm

8.0 DC Characteristics

Table 8-1. DC Characteristics

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
VCC	Supply Voltage		3.0	3.3	3.6	V
V _{IH}	Input HIGH Voltage		2		5.25	V
V _{IL}	Input LOW Voltage		-0.5		0.8	V
V _{IH_X}	Crystal input HIGH Voltage		TBD		TBD	V
V_{IL_X}	Crystal input LOW Voltage		TBD		TBD	V
I _I	Input Leakage Current	0< V _{IN} < VCC			±10	μΑ
V _{OH}	Output Voltage HIGH	I _{OUT} = 4 mA	2.4			V
V _{OL}	Output LOW Voltage	$I_{OUT} = -4 \text{ mA}$			0.4	V
I _{OH}	Output Current HIGH				4	mA
I _{OL}	Output Current LOW				4	mA
C _{IN}	Input Pin Capacitance	Except D+/D-			10	pF
		D+/D-			15	pF
I _{SUSP}	Suspend Current	Connected		TBD	TBD	μΑ
		Disconnected		TBD	TBD	μΑ
I _{CC}	Supply Current	8051 running, connected to USB HS		TBD	TBD	mA
		8051 running, connected to USB FS		TBD	TBD	mA
I _{UNCONFIG}	Unconfigured current	Current before device is granted full current described in device descriptors		TBD	TBD	
T _{RESET}	Reset Time after Valid Power	VCC min = 3.0V	5.0			mS
	Pin Reset after powered on		200			μS

8.1 USB Transceiver

USB 2.0-compliant in full- and high-speed modes.

Note:

15. It is recommended to not power I/O with chip power is off.



9.0 **AC Electrical Characteristics**

9.1 **USB Transceiver**

USB 2.0-compliant in full- and high-speed modes.

9.2 **Program Memory Read**




Figure 9-1. Program Memory Read Timing Diagram

Table 9-1. Program Memory Read Parameters

Parameter	Description	Min.	Тур.	Max.	Unit	Notes
t _{CL}	1/CLKOUT Frequency		20.83		ns	48 MHz
			41.66		ns	24 MHz
			83.2		ns	12 MHz
t _{AV}	Delay from Clock to Valid Address	0		10.7	ns	
t _{STBL}	Clock to PSEN Low	0		8	ns	
t _{STBH}	Clock to PSEN High	0		8	ns	
t _{SOEL}	Clock to OE Low			11.1	ns	
t _{SCSL}	Clock to CS Low			13	ns	
t _{DSU}	Data Setup to Clock	9.6			ns	
t _{DH}	Data Hold Time	0			ns	

Notes:

16. CLKOUT is shown with positive polarity.
 17. t_{ACC1} is computed from the above parameters as follows: t_{ACC1}(24 MHz) = 3*t_{CL} - t_{AV} -t_{DSU} = 106 ns t_{ACC1}(48 MHz) = 3*t_{CL} - t_{AV} - t_{DSU} = 43 ns.



9.3 **Data Memory Read**




Figure 9-2. Data Memory Read Timing Diagram

Table 9-2. Data Memory Read Parameters

Parameter	Description	Min.	Тур.	Max.	Unit	Notes
t _{CL}	1/CLKOUT Frequency		20.83		ns	48 MHz
			41.66		ns	24 MHz
			83.2		ns	12 MHz
t _{AV}	Delay from Clock to Valid Address			10.7	ns	
t _{STBL}	Clock to RD LOW			11	ns	
t _{STBH}	Clock to RD HIGH			11	ns	
t _{SCSL}	Clock to CS LOW			13	ns	
t _{SOEL}	Clock to OE LOW			11.1	ns	
t _{DSU}	Data Setup to Clock	9.6			ns	
t _{DH}	Data Hold Time	0			ns	

Note:

18. t_{ACC2} and t_{ACC3} are computed from the above parameters as follows: $t_{ACC2}(24 \text{ MHz}) = 3^*t_{CL} - t_{AV} - t_{DSU} = 106 \text{ ns}$ $t_{ACC2}(48 \text{ MHz}) = 3^*t_{CL} - t_{AV} - t_{DSU} = 43 \text{ ns}$

 $\begin{array}{l} t_{ACC3}(24~\text{MHz}) = 5^* t_{CL} - t_{AV} - t_{DSU} = 190~\text{ns} \\ t_{ACC3}(48~\text{MHz}) = 5^* t_{CL} - t_{AV} - t_{DSU} = 86~\text{ns}. \end{array}$



9.4 Data Memory Write




Figure 9-3. Data Memory Write Timing Diagram

Table 9-3. Data Memory Write Parameters

Parameter	Description	Min.	Max.	Unit	Notes
t _{AV}	Delay from Clock to Valid Address	0	10.7	ns	
t _{STBL}	Clock to WR Pulse LOW	0	11.2	ns	
t _{STBH}	Clock to WR Pulse HIGH	0	11.2	ns	
t _{SCSL}	Clock to CS Pulse LOW		13.0	ns	
t _{ON1}	Clock to Data Turn-on	0	13.1	ns	
t _{OFF1}	Clock to Data Hold Time	0	13.1	ns	



GPIF Synchronous Signals 9.5




Figure 9-4. GPIF Synchronous Signals Timing Diagram^[19]

Table 9-4. GPIF Synchronous Signals Parameters with Internally Sourced IFCLK^[20, 21]

Parameter	Description	Min.	Max.	Unit
t _{IFCLK}	IFCLK Period	20.83		ns
t _{SRY}	RDY _X to Clock Setup Time	8.9		ns
t _{RYH}	Clock to RDY _X	0		ns
t _{SGD}	GPIF Data to Clock Setup Time	9.2		ns
t _{DAH}	GPIF Data Hold Time	0		ns
t _{SGA}	Clock to GPIF Address Propagation Delay		7.5	ns
t _{XGD}	Clock to GPIF Data Output Propagation Delay		11	ns
t _{XCTL}	Clock to CTL _X Output Propagation Delay		6.7	ns

Table 9-5. GPIF Synchronous Signals Parameters with Externally Sourced $\mathsf{IFCLK}^{[21]}$

Parameter	Description	Min.	Max.	Unit
t _{IFCLK}	IFCLK Period	20.83	200	ns
t _{SRY}	RDY _X to Clock Setup Time	2.9		ns
t _{RYH}	Clock to RDY _X	3.7		ns
t _{SGD}	GPIF Data to Clock Setup Time	3.2		ns
t _{DAH}	GPIF Data Hold Time	4.5		ns
t _{SGA}	Clock to GPIF Address Propagation Delay		11.5	ns
t _{XGD}	Clock to GPIF Data Output Propagation Delay		15	ns
t _{XCTL}	Clock to CTL _X Output Propagation Delay		10.7	ns

Notes:

- Dashed lines denote signals with programmable polarity.
 GPIF asynchronous RDY_x signals have a minimum Setup time of 50 ns when using internal 48-MHz IFCLK.
 IFCLK must not exceed 48 MHz.



9.6 Slave FIFO Synchronous Read




Figure 9-5. Slave FIFO Synchronous Read Timing Diagram^[19]

Table 9-6. Slave FIFO Synchronous Read Parameters with Internally Sourced $\mathsf{IFCLK}^{[21]}$

Parameter	Description	Min.	Max.	Unit
t _{IFCLK}	IFCLK Period	20.83		ns
t _{SRD}	SLRD to Clock Setup Time	18.7		ns
t _{RDH}	Clock to SLRD Hold Time	0		ns
t _{OEon}	SLOE Turn-on to FIFO Data Valid		10.5	ns
t _{OEoff}	SLOE Turn-off to FIFO Data Hold		10.5	ns
t _{XFLG}	Clock to FLAGS Output Propagation Delay		9.5	ns
t _{XFD}	Clock to FIFO Data Output Propagation Delay	TBD	11	ns

Table 9-7. Slave FIFO Synchronous Read Parameters with Externally Sourced IFCLK^[21]

Parameter	Description	Min.	Max.	Unit
t _{IFCLK}	IFCLK Period	20.83	200	ns
t _{SRD}	SLRD to Clock Setup Time	12.7		ns
t _{RDH}	Clock to SLRD Hold Time	3.7		ns
t _{OEon}	SLOE Turn-on to FIFO Data Valid		10.5	ns
t _{OEoff}	SLOE Turn-off to FIFO Data Hold		10.5	ns
t _{XFLG}	Clock to FLAGS Output Propagation Delay		13.5	ns
t _{XFD}	Clock to FIFO Data Output Propagation Delay	TBD	15	ns



9.7 Slave FIFO Asynchronous Read




Figure 9-6. Slave FIFO Asynchronous Read Timing Diagram^[19]

Table 9-8. Slave FIFO Asynchronous Read Parameters^[22]

Parameter	Description	Min.	Max.	Unit
t _{RDpwl}	SLRD Pulse Width LOW	50		ns
t _{RDpwh}	SLRD Pulse Width HIGH	50		ns
t _{XFLG}	SLRD to FLAGS Output Propagation Delay		70	ns
t _{XFD}	SLRD to FIFO Data Output Propagation Delay		15	ns
t _{OEon}	SLOE Turn-on to FIFO Data Valid		10.5	ns
t _{OEoff}	SLOE Turn-off to FIFO Data Hold		10.5	ns



9.8 Slave FIFO Synchronous Write




Figure 9-7. Slave FIFO Synchronous Write Timing Diagram^[19]

Table 9-9. Slave FIFO Synchronous Write Parameters with Internally Sourced IFCLK $^{[21]}$

Parameter	Description	Min.	Max.	Unit
t _{IFCLK}	IFCLK Period	20.83		ns
t _{SWR}	SLWR to Clock Setup Time	18.1		ns
t _{WRH}	Clock to SLWR Hold Time	0		ns
t _{SFD}	FIFO Data to Clock Setup Time	9.2		ns
t _{FDH}	Clock to FIFO Data Hold Time	0		ns
t _{XFLG}	Clock to FLAGS Output Propagation Time		9.5	ns

Table 9-10. Slave FIFO Synchronous Write Parameters with Externally Sourced IFCLK $^{[21]}$

Parameter	Description	Min.	Max.	Unit
t _{IFCLK}	IFCLK Period	20.83	200	ns
t _{SWR}	SLWR to Clock Setup Time	12.1		ns
t _{WRH}	Clock to SLWR Hold Time	3.6		ns
t _{SFD}	FIFO Data to Clock Setup Time	3.2		ns
t _{FDH}	Clock to FIFO Data Hold Time	4.5		ns
t _{XFLG}	Clock to FLAGS Output Propagation Time		13.5	ns

Note:

^{22.} Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.



9.9 Slave FIFO Asynchronous Write




Figure 9-8. Slave FIFO Asynchronous Write Timing Diagram^[19]

Table 9-11. Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK [22]

Parameter	Description	Min.	Max.	Unit
t _{WRpwl}	SLWR Pulse LOW	50		ns
t _{WRpwh}	SLWR Pulse HIGH	70		ns
t _{SFD}	SLWR to FIFO DATA Setup Time	10		ns
t _{FDH}	FIFO DATA to SLWR Hold Time	10		ns
t _{XFD}	SLWR to FLAGS Output Propagation Delay		70	ns

9.10 Slave FIFO Synchronous Packet End Strobe




Figure 9-9. Slave FIFO Synchronous Packet End Strobe Timing Diagram^[19]

Table 9-12. Slave FIFO Synchronous Packet End Strobe Parameters with Internally Sourced IFCLK [21]

Parameter	Description	Min.	Max.	Unit
t _{IFCLK}	IFCLK Period	20.83		ns
t _{SPE}	PKTEND to Clock Setup Time	14.6		ns
t _{PEH}	Clock to PKTEND Hold Time	0		ns
t _{XFLG}	Clock to FLAGS Output Propagation Delay		9.5	ns

Table 9-13. Slave FIFO Synchronous Packet End Strobe Parameters with Externally Sourced IFCLK [21]

Parameter	Description	Min.	Max.	Unit
t _{IFCLK}	IFCLK Period	20.83	200	ns
t _{SPE}	PKTEND to Clock Setup Time	8.6		ns
t _{PEH}	Clock to PKTEND Hold Time	2.5		ns
t _{XFLG}	Clock to FLAGS Output Propagation Delay		13.5	ns



9.11 Slave FIFO Asynchronous Packet End Strobe




Figure 9-10. Slave FIFO Asynchronous Packet End Strobe Timing Diagram^[19]

Table 9-14. Slave FIFO Asynchronous Packet End Strobe Parameters^[22]

Parameter	Description	Min.	Max.	Unit
t _{PEpwl}	PKTEND Pulse Width LOW	50		ns
t _{PWpwh}	PKTEND Pulse Width HIGH	50		ns
t _{XFLG}	PKTEND to FLAGS Output Propagation Delay		70	ns

9.12 Slave FIFO Output Enable




Figure 9-11. Slave FIFO Output Enable Timing Diagram^[19]

Table 9-15. Slave FIFO Output Enable Parameters

Parameter	Description	Min.	Max.	Unit
t _{OEon}	SLOE Assert to FIFO DATA Output		10.5	ns
t _{OEoff}	SLOE Deassert to FIFO DATA Hold		10.5	ns

9.13 Slave FIFO Address to Flags/Data




Figure 9-12. Slave FIFO Address to Flags/Data Timing Diagram^[19]

Table 9-16. Slave FIFO Address to Flags/Data Parameters

Parameter	Description	Min.	Max.	Unit
t _{XFLG}	FIFOADR[1:0] to FLAGS Output Propagation Delay		10.7	ns
t _{XFD}	FIFOADR[1:0] to FIFODATA Output Propagation Delay		14.3	ns



9.14 Slave FIFO Synchronous Address




Figure 9-13. Slave FIFO Synchronous Address Timing Diagram

Table 9-17. Slave FIFO Synchronous Address Parameters [21]

Parameter	Description	Min.	Max.	Unit
t _{IFCLK}	Interface Clock Period	20.83	200	ns
t _{SFA}	FIFOADR[1:0] to Clock Setup Time	25		ns
t _{FAH}	Clock to FIFOADR[1:0] Hold Time	10		ns

9.15 Slave FIFO Asynchronous Address




Figure 9-14. Slave FIFO Asynchronous Address Timing Diagram^[19]

Table 9-18. Slave FIFO Asynchronous Address Parameters $^{[22]}$

Parameter	Description	Min.	Max.	Unit
t _{SFA}	FIFOADR[1:0] to RD/WR/PKTEND Setup Time	10		ns
t _{FAH}	RD/WR/PKTEND to FIFOADR[1:0] Hold Time	10		ns



9.16 Sequence Diagram

9.16.1 Single and Burst Synchronous Read Example




Figure 9-15. Slave FIFO Synchronous Read Sequence and Timing Diagram




Figure 9-16. Slave FIFO Synchronous Sequence of Events Diagram

Figure 9-15 shows the timing relationship of the SLAVE FIFO signals during a synchronous FIFO read using IFCLK as the synchronizing clock. The diagram illustrates a single read followed by a burst read.

- At t = 0 the FIFO address is stable and the signal SLCS is asserted (SLCS may be tied low in some applications). Note: t_{SFA} has a minimum of 25 nsec. This means when IFCLK is running at 48 MHz, the FIFO address setup time is more than one IFCLK cycle.
- At = 1, SLOE is asserted. SLOE is an output enable only, whose sole function is to drive the data bus. The data that is driven on the bus is the data that the internal FIFO pointer is currently pointing to. In this example it is the first data value in the FIFO. Note: the data is pre-fetched and is driven on the bus when SLOE is asserted.
- At t = 2, SLRD is asserted. SLRD must meet the setup time of t_{SRD} (time from asserting the SLRD signal to the rising edge of the IFCLK) and maintain a minimum hold time of t_{RDH} (time from the IFCLK edge to the de-assertion of the SLRD signal). If the SLCS signal is used, it must be asserted with SLRD, or before SLRD is asserted (i.e. the SLCS and SLRD signals must both be asserted to start a valid read condition).
- The FIFO pointer is updated on the rising edge of the IFCLK, while SLRD is asserted. This starts the propagation of data from
 the newly addressed location to the data bus. After a propagation delay of t_{XFD} (measured from the rising edge of IFCLK) the
 new data value is present. N is the first data value read from the FIFO. In order to have data on the FIFO data bus, SLOE
 MUST also be asserted.

The same sequence of events are shown for a burst read and are marked with the time indicators of T=0 through 5. Note: For the burst mode, the SLRD and SLOE are left asserted during the entire duration of the read. In the burst read mode, when SLOE is asserted, data indexed by the FIFO pointer is on the data bus. During the first read cycle, on the rising edge of the clock the



FIFO pointer is updated and increments to point to address N+1. For each subsequent rising edge of IFCLK, while the SLRD is asserted, the FIFO pointer is incremented and the next data value is placed on the data bus.

9.16.2 Single and Burst Synchronous Write




Figure 9-17. Slave FIFO Synchronous Write Sequence and Timing Diagram^[19]

The Figure 9-17 shows the timing relationship of the SLAVE FIFO signals during a synchronous write using IFCLK as the synchronizing clock. The diagram illustrates a single write followed by burst write of 3 bytes and committing all 4 bytes as a short packet using the PKTEND pin.

- At t = 0 the FIFO address is stable and the signal SLCS is asserted. (SLCS may be tied low in some applications) Note: the has a minimum of 25 ns. This means when IFCLK is running at 48 MHz, the FIFO address setup time is more than one IFCLK cycle.
- At t = 1, the external master/peripheral must outputs the data value onto the data bus with a minimum set up time of t_{SFD} before the rising edge of IFCLK.
- At t = 2, SLWR is asserted. The SLWR must meet the setup time of t_{SWR} (time from asserting the SLWR signal to the rising edge of IFCLK) and maintain a minimum hold time of t_{WRH} (time from the IFCLK edge to the de-assertion of the SLWR signal). If SLCS signal is used, it must be asserted with SLWR or before SLWR is asserted. (i.e. the SLCS and SLWR signals must both be asserted to start a valid write condition).
- While the SLWR is asserted, data is written to the FIFO and on the rising edge of the IFCLK, the FIFO pointer is incremented. The FIFO flag will also be updated after a delay of t_{XFLG} from the rising edge of the clock.

The same sequence of events are also shown for a burst write and are marked with the time indicators of T=0 through 5. Note: For the burst mode, SLWR and SLCS are left asserted for the entire duration of writing all the required data values. In this burst write mode, once the SLWR is asserted, the data on the FIFO data bus is written to the FIFO on every rising edge of IFCLK. The FIFO pointer is updated on each rising edge of IFCLK. In *Figure 9-17*, once the four bytes are written to the FIFO, SLWR is deasserted. The short 4-byte packet can be committed to the host by asserting the PKTEND signal.

There is no specific timing requirement that needs to be met for asserting PKTEND signal with regards to asserting the SLWR signal. PKTEND can be asserted with the last data value or thereafter. The only consideration is the setup time t_{SPE} and the hold time t_{PEH} must be met. In the scenario of *Figure 9-17*, the number of data values committed includes the last value written to the FIFO. In this example, both the data value and the PKTEND signal are clocked on the same rising edge of IFCLK. PKTEND can be asserted in subsequent clock cycles. The FIFOADDR lines should be held constant during the PKTEND assertion.



9.16.3 Sequence Diagram of a Single and Burst Asynchronous Read




Figure 9-18. Slave FIFO Asynchronous Read Sequence and Timing Diagram




Figure 9-19. Slave FIFO Asynchronous Read Sequence of Events Diagram

Figure 9-18 diagrams the timing relationship of the SLAVE FIFO signals during an asynchronous FIFO read. It shows a single read followed by a burst read.

- At t = 0 the FIFO address is stable and the SLCS signal is asserted.
- At t = 1, SLOE is asserted. This results in the data bus being driven. The data that is driven on to the bus is previous data, it data that was in the FIFO from a prior read cycle.
- At t = 2, SLRD is asserted. The SLRD must meet the minimum active pulse of t_{RDpwl} and minimum de-active pulse width of t_{RDpwh}. If SLCS is used then, SLCS must be in asserted with SLRD or before SLRD is asserted. (i.e. the SLCS and SLRD signals must both be asserted to start a valid read condition.)
- The data that will be driven, after asserting SLRD, is the updated data from the FIFO. This data is valid after a propagation delay of t_{XFD} from the activating edge of SLRD. In *Figure 9-18*, data N is the first valid data read from the FIFO. For data to appear on the data bus during the read cycle (i.e. SLRD is asserted), SLOE MUST be in an asserted state. SLRD and SLOE can also be tied together.

The same sequence of events is also shown for a burst read marked with T = 0 through 5. Note: In burst read mode, during SLOE is assertion, the data bus is in a driven state and outputs the previous data. Once SLRD is asserted, the data from the FIFO is driven on the data bus (SLOE must also be asserted) and then the FIFO pointer is incremented.



9.16.4 Sequence Diagram of a Single and Burst Asynchronous Write




Figure 9-20. Slave FIFO Asynchronous Write Sequence and Timing Diagram^[19]

Figure 9-20 diagrams the timing relationship of the SLAVE FIFO write in an asynchronous mode. The diagram shows a single write followed by a burst write of 3 bytes and committing the 4-byte-short packet using PKTEND.

-At t = 0 the FIFO address is applied, insuring that it meets the setup time of t_{SFA}. If SLCS is used, it must also be asserted (SLCS may be tied low in some applications).

·At t = 1 SLWR is asserted. SLWR must meet the minimum active pulse of t_{WRpwl} and minimum de-active pulse width of t_{WRpwh}. If the SLCS is used, it must be in asserted with SLWR or before SLWR is asserted.

At t = 2, data must be present on the bus t_{SED} before the de-asserting edge of SLWR.

 \cdot At t = 3, de-asserting SLWR will cause the data to be written from the data bus to the FIFO and then increments the FIFO pointer. The FIFO flag is also updated after t_{XFLG} from the de-asserting edge of SLWR.

The same sequence of events are shown for a burst write and is indicated by the timing marks of T=0 through 5. Note: In the burst write mode, once SLWR is de-asserted, the data is written to the FIFO and then the FIFO pointer is incremented to the next byte in the FIFO. The FIFO pointer is post incremented.

In Figure 9-20 once the four bytes are written to the FIFO and SLWR is de-asserted, the short 4-byte packet can be committed to the host using the PKTEND. The external device should be designed to not assert SLWR and the PKTEND signal at the same time. It should be designed to assert the PKTEND after SLWR is de-asserted and met the minimum de-asserted pulse width. The FIFOADDR lines are to be held constant during the PKTEND assertion.



10.0 Ordering Information

Table 10-1. Ordering Information

Ordering Code	Package Type	RAM Size	# Prog I/Os	8051 Address /Data Busses
CY7C68013A-128AC	128 TQFP	16K	40	16/8 bit
CY7C68013A-128AXC	128 TQFP – Lead-Free	16K	40	16/8 bit
CY7C68013A-100AC	100 TQFP	16K	40	_
CY7C68013A-100AXC	100 TQFP – Lead-Free	16K	40	_
CY7C68013A-56PVC	56 SSOP	16K	24	_
CY7C68013A-56PVXC	56 SSOP – Lead-Free	16K	24	_
CY7C68013A-56LFC	56 QFN	16K	24	_
CY7C68013A-56LFXC	56 QFN – Lead-Free	16K	24	_
CY7C68013A-56PVXCT	56 SSOP - Tape and Reel - Lead-Free	16K	24	_
CY7C68015A-56LFC	56 QFN	16K	26	_
CY7C68015A-56LFXC	56 QFN – Lead-Free	16K	26	_
CY3684	EZ-USB FX2LP Development Kit			•



11.0 Package Diagrams

The FX2LP is available in four packages:

- 56-pin SSOP
- 56-pin QFN
- 100-pin TQFP
- 128-pin TQFP.

Package Diagrams




Figure 11-1. 56-lead Shrunk Small Outline Package O56




Figure 11-2. 56-lead Quad Flatpack No Lead Package (8 - 8 mm) LF56

51-85144-*D



Package Diagrams (continued)

DIMENSIONS ARE IN MILLIMETERS.




Figure 11-3. 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101



Package Diagrams (continued)




Figure 11-4. 128-Lead Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A128



12.0 PCB Layout Recommendations^[23]

The following recommendations should be followed to ensure reliable high-performance operation.

- At least a four-layer impedance controlled boards are required to maintain signal quality.
- Specify impedance targets (ask your board vendor what they can achieve).
- To control impedance, maintain trace widths and trace spacing.
- Minimize stubs to minimize reflected signals.
- · Connections between the USB connector shell and signal ground must be done near the USB connector.
- Bypass/flyback caps on VBus, near connector, are recommended.
- DPLUS and DMINUS trace lengths should be kept to within 2 mm of each other in length, with preferred length of 20-30 mm.
- Maintain a solid ground plane under the DPLUS and DMINUS traces. Do not allow the plane to be split under these traces.
- It is preferred is to have no vias placed on the DPLUS or DMINUS trace routing.
- Isolate the DPLUS and DMINUS traces from all other signal traces by no less than 10 mm.

Note

23. Source for recommendations: EZ-USB FX2TMPCB Design Recommendations, http://www.cypress.com/cfuploads/support/app_notes/FX2_PCB.pdf and High Speed USB Platform Design Guidelines, http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf.



13.0 Quad Flat Package No Leads (QFN) Package Design Notes

Electrical contact of the part to the Printed Circuit Board (PCB) is made by soldering the leads on the bottom surface of the package to the PCB. Hence, special attention is required to the heat transfer area below the package to provide a good thermal bond to the circuit board. A Copper (Cu) fill is to be designed into the PCB as a thermal pad under the package. Heat is transferred from the FX2LP through the device's metal paddle on the bottom side of the package. Heat from here, is conducted to the PCB at the thermal pad. It is then conducted from the thermal pad to the PCB inner ground plane by a 5 x 5 array of via. A via is a plated through hole in the PCB with a finished diameter of 13 mil. The QFN's metal die paddle must be soldered to the PCB's thermal pad. Solder mask is placed on the board top side over each via to resist solder flow into the via. The mask on the top side also minimizes outgassing during the solder reflow process.

For further information on this package design please refer to the application note *Surface Mount Assembly of AMKOR's MicroLeadFrame (MLF) Technology.* This application note can be downloaded from AMKOR's website from the following URL http://www.amkor.com/products/notes_papers/MLF_AppNote_0902.pdf. The application note provides detailed information on board mounting guidelines, soldering flow, rework process, etc.

Figure 13-1 below displays a cross-sectional area underneath the package. The cross section is of only one via. The solder paste template needs to be designed to allow at least 50% solder coverage. The thickness of the solder paste template should be 5 mil. It is recommended that "No Clean" type 3 solder paste is used for mounting the part. Nitrogen purge is recommended during reflow

Figure 13-2 is a plot of the solder mask pattern and Figure 13-3 displays an X-Ray image of the assembly (darker areas indicate solder).




Figure 13-1. Cross-section of the Area Underneath the QFN Package




Figure 13-2. Plot of the Solder Mask (White Area)




Figure 13-3. X-ray Image of the Assembly

Purchase of I²C components from Cypress, or one of its sublicensed Associated Companies, conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips. EZ-USB FX2LP, EZ-USB FX2 and ReNumeration are trademarks, and EZ-USB is a registered trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

Document Title: CY7C68013A EZ-USB FX2LP™ USB Microcontroller High-Speed USB Peripheral Controller Document Number: 38-08032					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	124316	03/17/03	VCS	New Data Sheet	
*A	128461	09/02/03	VCS	Added PN CY7C68015A throughout data sheet Modified Figure 1-1 to add ECC block and fix errors Removed word compatible where associated with I ² C Corrected grammar and formatting in various locations Updated Sections 3.2.1, 3.9, 3.11, Table 3-9, Section 5.0 Added Sections 3.15, 3.18.4, 3.20 Modified Figure 3-5 for clarity Updated Figure 11-2 to match current spec revision	
*B	130335	10/09/03	KKV	Restored "PRELIMINARY" to header (had been removed in error from rev. * A	
*C	131673	02/12/04	KKU	Section 8.1 changed certified to compliant Table 8-1 added parameter V _{IH_X} and V _{IL_X} Added Sequence diagrams Section 9.16 Updated Ordering information with Lead-Free parts Change Set-up to Setup throughout document Updated Registry Summary Section 3.12.4:example changed to column 8 from column 9 Updated figure 9-3 memory write timing Diagram Updated section 3.9 (reset) Updated section 3.15 ECC Generation	
*D	230713	See ECN	KKU	Changed Lead free Marketing part numbers in <i>Table 10-1</i> according to specthange in 28-00054.	