


Historical development of masterbias

- Bob Widlar, 1960's, bipolar bootstrapped current reference




1977, LM10 opamp

Temperature effects with and without bias generator




Masterbias current vs. R




Startup circuit


Used on commercial product (>200 million chips)






Masterbias startup




Masterbias stability




The basic idea




The generated currents are protected from effects of illumination









Bias current generator design kit




- Compiles layout for a bias generator
- For Tanner tools (L-Edit, S-Edit, L-Comp) v.10+
- Layout uses MOSIS SCMOS scalable rules
- 2 metal, single poly
- Shielded from light and minority carrier diffusion






Each bias occupies 65% of bond pad in 0.35u process



Biases can be programmed over about 6 decades



Making chip biases

1. Gather all required biasing information for chip
2. Develop core level SPICE simulation running using bias *currents* (i.e. all gate bias voltages are generated by driving currents into diode connected transistors)
3. Build biasgen schematic from design kit, simulate chip level with biasgen
4. Run biasgen compiler to build biasgen layout from schematic
5. Integrate with core and padframe