

# CS311: Computer Architecture Lab

## Assignment 3 - Report

Anudeep Tubati 170010039

S V Praveen 170010025

The aim was to develop a single-cycle processor Simulator for ToyRISC.

### **Implementation Details**

*The elements introduced for storage in the latch after each stage is listed below:-*

- IF\_OF Latch
  - ◆ *Instruction*
- OF\_EX Latch
  - ◆ *Immx*
  - ◆ *branchTarget*
  - ◆ *Op1*
  - ◆ *Op2*
- EX\_IF Latch
  - ◆ *isBranchTaken*
  - ◆ *branchPC*
- EX\_MA Latch
  - ◆ *aluResult*
  - ◆ *Op2*
- MA\_RW Latch
  - ◆ *ldResult*

*Additional classes created and instantiated in **class Processor** include-*

- ★ **Class ControlUnit:** *It stores opCode in integer and string format. It is initialized by passing the instruction to its instance in the Instruction Fetch stage..*
- ★ **Class ArithmeticLogicUnit:** *It stores two operands A and B and also has a reference to the processor's Control Unit to retrieve control flags. The `getALUResult()` method is used to fetch the ALU result.*

**Results -**

<b><i>Sl No.</i></b>	<b><i>Program</i></b>	<b><i>No. of Instructions executed</i></b>	<b><i>No. of cycles taken</i></b>
<b><i>1.</i></b>	<i>descending.asm</i>	<i>277</i>	<i>277</i>
<b><i>2.</i></b>	<i>even-odd.asm</i>	<i>6</i>	<i>6</i>
<b><i>3.</i></b>	<i>fibonacci.asm</i>	<i>78</i>	<i>78</i>
<b><i>4.</i></b>	<i>palindrome.asm</i>	<i>49</i>	<i>49</i>
<b><i>5.</i></b>	<i>prime.asm</i>	<i>29</i>	<i>29</i>

***Table: Statistics of Processor performance on Test Programs  
(provided in the assignment)***