CS 161 Lab 5


TA: Jose Rodriguez

Team Leader: Selik Samai

Team Members: James Hollister, Roberto Pasillas, Selik Samai

Remarks:

We implemented the port mapping in order to complete the following datapath:



The following components were implemented in order to map the connections between the various signals and components.

components:

Program_Counter: generic register

MEMORY_UNIT: memory
REGISTERS: memory
REG_MUX_1: mux_2_1 (5)
REG_MUX_2: mux_2_1(32)
ALU_MUX: mux_2_1(32)

PC_MUX : mux_2_1 (8) CTRL : control_unit ALU_CTRL : alu_control

ALU_UNIT : alu

We also used various temp vectors for some of our signals

Our alu_control is able to handle LW/SW, branch and R-type instructions.

In order to read the .coe files, we used an entity called memory which read in from "init2.coe", PC is updated by adding 1 to the PC. normally you'd add 4; however we made ours word addressable(32 bits) so we are getting the next word every time.

No known bugs.