## CS 161 Lab 6


TA: Jose Rodriguez

Team Leader: Selik Samai

Team Members: James Hollister, Roberto Pasillas, Selik Samai

## Remarks:

First, we created the binary CAM cell, Stored Ternary State CAM cell, Ternary at Input CAM cell



For each CAM, we created the entity with clk, rst, we, search\_bit, dont\_care\_bit and match\_bit\_in all as input and a match\_bit\_out as output. In our TB, we wait for clock\_period \* 2 when loading the addresses

For the STCAM, we used the following code for the don't care bit.

```
else
if (cell_search_bit = curr_bit or dont_care = '1') and cell_match_bit_in = '1' then
    cell_match_bit_out <= '1';
else
    cell_match_bit_out <= '0';
end if;</pre>
```

We implemented tests to verify results but were unclear on whether or not our implementation of the STCAM was correct based off the given specs.