



# Digital Multiplexers

- Multiplexers are also called data selector. The basic function of this device is to select one of its  $2^n$  data input lines and place the corresponding information appearing on this line onto a single output line.
- Normally there are  $2^n$  input lines and  $n$  selection lines whose bit combinations determine which input is selected.
- Therefore, multiplexer is 'many into one' and it provides the digital equivalent of an analog selector switch.



## 2:1 multiplexer




E	$a_0$	$D_1$	$D_0$	Y	
1	0	x	0	0	$E\bar{S}D_0$
1	0	x	1	1	
1	1	0	x	0	
1	1	1	x	1	$ESD_1$
0	x	x	x	0	


→ when  $E=0$ , irrespective of other inputs  $Y=0$ , when  $E=1$  the data of the addressed or selected input appears at the input.

∴ From truth table

$$Y = E \bar{S} D_0 + E S D_1$$




4:1 Mux




E	S <sub>1</sub>	S <sub>0</sub>	Y
0	x	x	0
1	0	0	D <sub>0</sub>
1	0	1	D <sub>1</sub>
1	1	0	D <sub>2</sub>
1	1	1	D <sub>3</sub>

Enable	Select		Input				Output
E	S <sub>1</sub>	S <sub>0</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Y
0	x	x	x	x	x	x	0
1	0	0	x	x	x	0	0
1	0	0	x	x	x	1	1 E $\bar{S}_0 \bar{S}_1 D_0$
1	0	1	x	x	0	x	0
1	0	1	x	x	1	x	1 E $\bar{S}_1 S_0 D_1$
1	1	0	x	0	x	x	0
1	1	0	x	1	x	x	1 E $S_1 \bar{S}_0 D_2$
1	1	1	0	x	x	x	0
1	1	1	1	x	x	x	1 E $S_1 S_0 D_3$




74151 : 8 to 1 Multiplexer (Mux) [74151]




Enable	Select		
$\overline{EN}$	C B A	Y	$\overline{Y}$
1	X X X	0	1
0	0 0 0	$D_0$	$\overline{D_0}$
0	0 0 1	$D_1$	$\overline{D_1}$
0	0 1 0	$D_2$	$\overline{D_2}$
0	0 1 1	$D_3$	$\overline{D_3}$
0	1 0 0	$D_4$	$\overline{D_4}$
0	1 0 1	$D_5$	$\overline{D_5}$
0	1 1 0	$D_6$	$\overline{D_6}$
0	1 1 1	$D_7$	$\overline{D_7}$

→ The 74151 is a 8 to 1 mux. It has eight inputs. It provides two output, one is active high the other is active low.




1) Design 16:1 MUX using 8:1 mux



- Connect the select line ( $S_2, S_1$  &  $S_0$ ) of two mux in parallel
- Connect most significant Select Line ( $S_2$ ) such that when  $S_2=0$  MUX 1 is enabled and when  $S_2=1$ , MUX 2 is enabled.
- logically OR the outputs of two multiplexers to obtain the final output  $y$ .

2) Design 16:1 Mux Using 4:1 Mux


(16)





1) Implement the given function using multiplexer

$$F(x, y, z) = \sum(0, 2, 6, 7)$$




- Connected input corresponds to the minterm to logic 1
- Connect remaining input to logic 0
- Connect input variables to select lines of MUX

2) Implement the Boolean function represented by the given truth table using Multiplexer

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Soln:  $2^3 = 8:1$  MUX

$$\therefore Y = \sum m(1, 2, 5, 7)$$




Q) Implement the following Boolean fun using 8:1 MUX

Soln:-  $F(A,B,C,D) = \sum m(0,2,6,10,11,12,13) + d(3,8,14)$

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
$\bar{A}$	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	1	0	1	1	A	A	1	0

Here, don't care are treated as 1



Q) Implement  $f(a,b,c,d) = \sum m(0,1,5,6,7,9,10,15)$  using


i) 8:1 MUX with a, b, c as select lines

ii) 4:1 MUX with a, b, c as select lines

d a b c d

Soln:-

	$\bar{d}$	d	
D <sub>0</sub>	0	1	1
D <sub>1</sub>	2	3	0
D <sub>2</sub>	4	5	d
D <sub>3</sub>	6	7	1
D <sub>4</sub>	8	9	d
D <sub>5</sub>	10	11	0
D <sub>6</sub>	12	13	0
D <sub>7</sub>	14	15	d



3) Implement the following Boolean function using 4:1 MUX

$$F(A, B, C) = \sum m(1, 3, 5, 6)$$

Soln:-


→ Connect least significant Variables as a select inputs of MUX. Here,

Connect C to  $S_0$  & B to  $S_1$ .

→ Derive inputs for MUX using implementation table



	$D_0$	$D_1$	$D_2$	$D_3$
$\bar{A}$	0	①	2	③
A	4	⑤	⑥	7
	0	1	A	$\bar{A}$

	A	B	C	Y
0	0	0	0	$D_0$
1	0	0	1	$D_1$
2	0	1	0	$D_2$
3	0	1	1	$D_3$
4	1	0	0	$D_4$
5	1	0	1	$D_5$
6	1	1	0	$D_6$
7	1	1	1	$D_7$



4)  $f(A, B, C) = \sum (1, 4, 5, 7)$  using 4:1 MUX and 8:1 MUX


	$D_0$	$D_1$	$D_2$	$D_3$
$\bar{A}$	0	①	2	3
A	④	⑤	6	⑦
	A	1	0	A





	00 $\bar{c}\bar{d}$	01 $\bar{c}d$	10 $c\bar{d}$	11 $cd$	
$D_0$	0	1	2	3	$\rightarrow \bar{c}\bar{d} + \bar{c}d = \bar{c}$
$D_1$	4	5	6	7	$\rightarrow \bar{c}d + c\bar{d} + cd = d + c\bar{d} = c + d$
$D_2$	8	9	10	11	$\rightarrow \bar{c}d + c\bar{d} = c \oplus d$
$D_3$	12	13	14	15	$\rightarrow cd$


$$A + \bar{A}B = A + B$$



5) Implement the following Boolean function using a 4:1 MUX with A and B as select lines  $Y = f(A, B, C, D) = \sum m(0, 1, 2, 4, 6, 9, 12, 14)$


	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	$cd$	
$D_0$	0	1	2	3	$\rightarrow \bar{c}\bar{d} + \bar{c}d + c\bar{d} = \bar{c} + c\bar{d} = \bar{c} + d$
$D_1$	4	5	6	7	$\rightarrow c\bar{d}$
$D_2$	8	9	10	11	$\rightarrow \bar{c}d$
$D_3$	12	13	14	15	$\rightarrow \bar{c}\bar{d} + c\bar{d} = \bar{d}$

$$A + \bar{A}B = A + B$$



6) Implement the function using 8:1 MUX  
 $f(a,b,c,d) = \sum m(0,1,3,4,7,10,11,14,15)$


	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
$\bar{a}$	0	1	2	3	4	5	6	7
$a$	8	9	10	11	12	13	14	15
	$\bar{a}$	$\bar{a}$	$a$	1	$\bar{a}$	0	$a$	1



7) Implement the following with 8:1 MUX  
 $F(A,B,C,D) = \sum m(0,3,5,8,9,10,12,14)$


Soln:- Circle Minterms that are included in the Boolean function

	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
$\bar{A}$	0	1	2	3	4	5	6	7
$A$	8	9	10	11	12	13	14	15
	0	$\bar{A}$	$\bar{A}$	$A$	$\bar{A}$	$A$	$\bar{A}$	1




# 74157 Quad 2-Input MUX

18



Inputs		Outputs			
$\bar{E}$	S	1Y	2Y	3Y	4Y
1	X	0	0	0	0
0	0	1A	2A	3A	4A
1	1	1B	2B	3B	4B


## 74153 Dual 4 to 1 MUX




Inputs				Outputs	
1EN	2EN	B	A	1Y	2Y
0	0	0	0	1D <sub>0</sub>	2D <sub>0</sub>
0	0	0	1	1D <sub>1</sub>	2D <sub>1</sub>
0	0	1	0	1D <sub>2</sub>	2D <sub>2</sub>
0	0	1	1	1D <sub>3</sub>	2D <sub>3</sub>
0	1	0	0	1D <sub>0</sub>	0
0	1	0	1	1D <sub>1</sub>	0
0	1	1	0	1D <sub>2</sub>	0
0	1	1	1	1D <sub>3</sub>	0
1	0	0	0	0	2D <sub>0</sub>
1	0	0	1	0	2D <sub>1</sub>
1	0	1	0	0	2D <sub>2</sub>
1	0	1	1	0	2D <sub>3</sub>
1	1	X	X	0	0

Realize the following Boolean function  $f(A, B, C) = \sum(0, 1, 3, 5, 7)$   
 using i) 8:1 Mux (74151)  
 ii) 4:1 Mux (74153)

Soln:-  
 i)  $f(A, B, C, D) = \sum(0, 1, 3, 5, 7)$



ii) 4:1 Mux



	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
$\bar{A}$	0	1	2	3
A	4	5	6	7
$\bar{A}$	1	0	1	

2) Implement a full Subtractor using a 4:1 Mux

Soln:-


Input			Output	
A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

for D

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
$\bar{A}$	0	1	2	3
A	4	5	6	7
	A	$\bar{A}$	$\bar{A}$	A

for Bout

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
$\bar{A}$	0	1	2	3
A	4	5	6	7
	0	$\bar{A}$	$\bar{A}$	1



Full adder using 4:1 Mux


Input			Output	
A	B	C	D	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

For D:

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
$\bar{A}$	0	1	2	3
A	4	5	6	7
	A	$\bar{A}$	$\bar{A}$	0

For C:

	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
$\bar{A}$	0	1	2	3
A	4	5	6	7
	0	A	A	1





2. Implement  $Y = ad + b\bar{c} + bd$  using 4:1 Mux using  $ab$  as select input.

Soln:-


$$Y = ad + b\bar{c} + bd$$

$$= abcd + ab\bar{c}d + a\bar{b}cd + a\bar{b}\bar{c}d + ab\bar{c}d + \bar{a}b\bar{c}d + ab\bar{c}\bar{d} + \bar{a}b\bar{c}\bar{d} + abcd + \bar{a}bcd + ab\bar{c}d + \bar{a}b\bar{c}d$$

$$= \Sigma(15, 13, 11, 9, 5, 12, 4, 7, 15, 13, 11, 9, 5, 12, 4, 7)$$

$$= \Sigma(4, 5, 7, 9, 11, 12, 13, 15)$$

	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	$cd$	
$D_0$	0	1	2	3	0
$D_1$	(4)	(5)	6	(7)	$\bar{c}\bar{d} + \bar{c}d + cd = \bar{c} + d$
$D_2$	8	(9)	10	(11)	$\bar{c}d + cd = d$
$D_3$	(12)	(13)	14	(15)	$\bar{c} + d$



# Adder :

- 1) Half adder
- 2) Full adder.

## 1) Half adder

2 i/p - A, B


2 o/p → Sum & Carry

I/P		O/P	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Carry} = AB$$

## Circuit diagram



## 2) Full adder

3 i/p → A, B, C

2 o/p → Sum & Carry

I/P			O/P	
A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


		Sum			
A \ B		00	01	11	10
$\bar{A}$		0	1	1	0
A		1	0	0	1

$$\begin{aligned} \text{Sum} &= A\bar{B}\bar{C} + \bar{A}\bar{B}C + AB\bar{C} + \bar{A}B\bar{C} \\ &= A(\bar{B}\bar{C} + B\bar{C}) + \bar{A}(\bar{B}C + B\bar{C}) \\ &= A(\bar{B} \oplus C) + \bar{A}(B \oplus C) \\ &= A \oplus B \oplus C \end{aligned}$$

Carry

	BC	00	01	11	10
A		0	1	1	2
		4	5	0	1

$$\text{Carry} = AC + AB + BC$$



Half Subtractor

I/P		Output	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


Difference

$$D = \bar{A}B + A\bar{B}$$

$$= A \oplus B$$

Borrow

$$B = \bar{A}B$$



## Full Subtractor

Input			Output	
A	B	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Difference

A \ BC	00	01	11	10
0	0	1	5	2
1	1	5	1	4


$$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$B_c D = A \oplus B \oplus C$$

Borrow

A \ BC	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$B = \bar{A}B + \bar{A}C + \underline{BC}$$






## Decoders

### Cascading Full Adders

- A single full adder is capable of adding two one bit numbers and an input carry.
- In order to add binary numbers with more than one bit, additional full adders must be employed.
- A  $n$ -bit parallel adder can be constructed using number of full adder circuits connected in parallel.




- The block diagram of  $n$ -bit parallel adder using number of full adder circuit connected in cascade is the carry output of each adder is connected to carry input of next higher-order adder.
- It should be noted that either a half adder can be used for the least significant position or the carry input of a full adder is made 0 there is no carry into the least significant bit position.

### Parallel Subtractor

- The subtraction of binary number can be most conveniently by means of complements.
- We know that  $A - B$  can be done by taking the 2's complement of  $B$  and adding it to  $A$ .
- The 2's complement can be obtained by taking the 1's complement and adding one to the least significant pair of bits.
- The 1's complement can be implemented with inverters and a one can be added to the sum through the input carry.






Parallel Adder | Subtractor

Parallel Adder / Subtractor

→ The addition and Subtraction operation can be combined into one circuit with one common binary adder.

The diagram illustrates a circuit for performing both addition and subtraction using a single 4-bit binary adder. The adder has two sets of 4-bit inputs:  $A_3, A_2, A_1, A_0$  and  $B_3, B_2, B_1, B_0$ . The output of the adder is labeled  $M$ . The circuit is designed to perform both addition and subtraction by using a common binary adder.



→ The mode input M controls the operation.  
input is an address

The mode input M controls the operation of the circuit. When  $M=0$ , the circuit is an adder. When  $M=1$ , the circuit is subtractor.

$M=0$ , the circuit is adder.  
 $M=1$ , the circuit is subtractor.

→ Ex-OR gate receives input M and one of the input of B.  
We can have  $B \oplus 0 = B$ .

→ when  $M=0$ , we have  $B \oplus 0 = B$ .

→ Input A (carry) is 0  $\rightarrow A + B$ .

→ When  $M=1$  we have  $B \oplus 1 = \bar{B}$  and  $C_{in} = 1$ .

When  $M=1$  we have  $B_i \oplus 1 = \bar{B}_i$  and  $C_{in} = 1$ .  
The  $B$  inputs are all complemented and 1 is added through the input carry.  $\{A - B\}$

→ The parallel adder is ripple carry adder in which the carry output of each stage is connected to the carry input of the next higher order stage.

→ The Sum and Carry output of any stage cannot be produced until the input carry occurs, this leads to a time delay in the addition process. This delay is known as carry propagation delay.

whole numbers

fifty seven  
two hundred

one

→ 5011    5011  
+ 2000    2000  

---

7011  
= 7011


EXOR		
0	0	0
0	1	1
1	0	1
1	1	0

→ One method of speeding up this process by eliminating inter stage Carry delay is called look ahead - Carry addition.

### Look - Ahead Carry Adder

- The parallel adder and Subtractor is ripple Carry type in which the Carry out of each full adder type is connected to the i/p of next Stage.
- The Sum and Carry out's of any stage cannot be produced until the i/p Carry occurs. This leads to a time delay in the addition process. This delay is known as carry propagation delay.
- If each adder is considered to have a propagation delay of 30ns, then  $S_3$  will not reach its correct value until 90ns after LSB Carry is generated.
- Therefore the total time to perform addition is  $90 + 30 = 120\text{ns}$ .
- One method of speeding up this process by eliminating inter stage Carry delay is called look ahead - Carry addition.

Consider the circuit of full adder



$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$S_i \rightarrow A_i \oplus B_i \oplus C_i$$

$$C_{i+1} \rightarrow A_i B_i + B_i C_i + A_i C_i$$

$$= A_i B_i + B_i (A_i + C_i) + A_i (B_i + C_i)$$

$$= A_i B_i + A_i B_i + B_i C_i + A_i C_i + A_i B_i + A_i C_i$$

$$= A_i B_i + B_i C_i + A_i C_i$$

$$= A_i B_i + C_i (A_i \oplus B_i)$$

Sum & Carry.

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

$G_i$  → Carry generate and it produces on Carry when both  $A_i$  &  $B_i$  are one, regardless of i/p Carry.

$P_i$  → Carry propagate ∵ it is term associated with the propagation of the Carry from  $C_i$  to  $C_{i+1}$

$$C_{i+1} = G_i + P_i C_i$$

$$C_2 = G_1 + P_1 C_1$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 C_1)$$


$$C_3 = G_2 + P_2 G_1 + P_1 P_2 C_1$$

$$C_4 = G_3 + P_3 C_3$$

$$= G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 C_1)$$



$$= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1$$

It can be seen that  $C_4$  does not have to wait for  $C_3$  &  $C_2$  to propagate, in fact  $C_4$  is propagated at the same time as  $C_2$  and  $C_3$ .



logic diagram





→ IC 74182 is a look ahead Carry generator.


$$C_{n+1} = G_0 + P_0 C_n$$

$$C_{n+2} = G_1 + P_1 G_0 + P_1 P_0 C_n$$

$$C_{n+3} = G_2 + P_2 G_1 + P_2 P_1 C_n$$

$$\bar{G} = \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0}$$

$$\bar{P} = \overline{P_3 P_2 P_1 G_0}$$




## Binary Comparators

→ A Comparator is a special Combinational circuit designed primarily to compare the relative magnitude of two binary numbers.

→ It receives two  $n$ -bit numbers  $A$  and  $B$  as inputs and the output are  $A > B$ ,  $A = B$  and  $A < B$ .

→ Depending upon the relative magnitudes of the two numbers, one of the output will be high.



### Design 2-bit Comparator using gates

Input				Output		
$A_1$	$A_0$	$B_1$	$B_0$	$A > B$	$A = B$	$A < B$
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	1
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0



$A \times B$

$B_1 B_0$	00	01	11	10
$A_1 A_0$	00	01	11	10
00	0	0	0	0
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

$A = B$

$B_1 B_0$	00	01	11	10
$A_1 A_0$	00	01	11	10
00	1	0	0	0
01	4	1	0	6
11	12	13	1	14
10	8	9	11	1


$A < B$

$B_1 B_0$	00	01	11	10
$A_1 A_0$	00	01	11	10
00	0	1	1	1
01	4	0	1	6
11	12	13	0	14
10	8	9	1	10

$$A > B = A_0 \bar{B}_1 \bar{B}_0 + A_1 \bar{B}_1 + A_1 A_0 \bar{B}_0$$

$$\begin{aligned} A = B &= \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 B_0 + A_1 \bar{A}_0 B_1 B_0 \\ &= \bar{A}_1 \bar{B}_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0) + A_1 B_1 (A_0 B_0 + \bar{A}_0 \bar{B}_0) \\ &= (\bar{A}_0 \bar{B}_0 + A_0 B_0) (\bar{A}_1 \bar{B}_1 + A_1 B_1) \\ &= (A_0 \odot B_0) (A_1 \odot B_1) \end{aligned}$$

$$A < B = \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_1 B_0 + \bar{A}_1 B_1$$



1) Design a 1-bit Comparator using basic gates


Soln:-

Input		Output		
A	B	$Y_{A>B}$	$Y_{A=B}$	$Y_{A<B}$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

i)  $Y_{A>B} = A\bar{B}$

ii)  $Y_{A=B} = \bar{A}\bar{B} + AB$   
 $= A \odot B$

iii)  $Y_{A<B} = \bar{A}B$



2) Design a 1 bit Comparator using 2:4 decoder giving three outputs G, E and L.

X	Y	$G_{X>Y}$	$E_{X=Y}$	$L_{X<Y}$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

