
- Multiplevers are also Called data relector. The basic function of this device is to relect one of its 2" data input lines and place the Corresponding information appearing on this line onto a single

-> Normally there are 2" input lines and n solection lines whose bit

Combinations determine which input is selected. -> Therefore, multiplezer is 'many into one' and it provides the

digital equivalent of an analog selector existen.




Multiplexer


1 2:1 multiplexer	E	a.	D <sub>I</sub> D	Q	9	ES Do
Data - Do input - D1	1	0	× 0 1	۱ x x	0	ES DI
Enable   E a.  Select (s)	) 0	X	× н. Ч.	× = 0 .	0 whe	n E=1

-t when E=0, irrespective of other inputs 4=0, when E=1 the data of the addressed or relected input appears at the input.

### :. From truth table




4:1 Mux



			Inp	d		OW	pu)
Enoble	Schot	D	•	D	Do	У	
E	So So	D <sub>3</sub>	,	•	*	0	
D	x x	×	X		0	0	
1	0 0	×	×	×	U		
1	00	χ	X	×	1	1	E 50 SIDO
	o l	×	×	0	X	0	
١.	01			í	×	1	E 5, So Di
ı			• • •	×	X	٥	
1	10	X.	0				CCE D.
1	10	X	1	X	×	1	E 5, 50 D2
	11	0	x	×	×	D	- 1
,	11	t	Х	×	×	l	E 5,50 P3
•							






74151: 8 to 1 Multiplexer (Mux) [7415]


10	A B C	y	5_
1 1 2	PO DO DO DO DO DO	y   y   o	
12_	D <sub>b</sub> D <sub>7</sub>		


Enoble EN 1 0 0 0	Select CBA XXX 000 001	y D <sub>0</sub> D <sub>1</sub> D <sub>2</sub>	14 1 10 10 102 1
0	0 11	Dz	$\overline{\mathcal{D}_3}$
0	1 00	Dy Ds	D4 Ds
0	101	_	_ ~
0	110	Db	$D_b$
0	[ ] ]	DT	Dr .

→ The 74151 is a 8 to 1 mux. It has eight inputs. It provides two output, one is active high the other is active low.




1) Duign 16:1 Mux ving 8:1 mux





1) Implement the given function using multiplexer  $F(z, y, z) = \Xi(0, 2, 6, 7)$ 




- lomed input Corresponds to the mintern to logic!
- -> Connect gremaining input to logic O
  - -> Connect input Uniables to select


Implement the Boolean function represented by the given truthtable using Multiplexer

					١
١	A	В	c	Y	1
	0	0	0	0	1
	0	0	1	1	١
	0	١	0	١	
	0	ı	١	٥	
	Ĭ	0	0	0	1
	13	0	1	1	١
	1	1	1 0	D	
	\	1	1	1	


Soln: 23 - 8:1 Mux



3 Implement the following Boolean fun using B:1 MUX Soln! F(A,B,C,D) = &m(0,2,6,10,11,12,13) + d(3,8,14)



Here, don't case are treated as I




Select BCD
as Select lines


4) Implement of (a,b,L,d) = & m (0,1,5,6,7,9,10,15) using

138:1 Mux with a, b, c as select lines

dabed.

(i) 4:1 Mux with a, b, c as reled lines







3) Implement the following Boolean function using 4:1 Mux F(A,B,C,A) = &m(1,3,5,6)

Son:-> Connect least significant Voriables as a solet inputs of Mux. Here, Connect C to So & B to S1.


- Derive inputs for Mux using implementation table









4) f(A,B,c) = E(1,4,5,7) using 4:1 Mux and B:1 Mux







A/80




24




5) Implement the following Boolean function Using a 4:1 Mux with AardB as select lines Y=f(A, B, C,D) = Em(0,1,2,4,6,9,12,14)




6) Implement the function using 8:1 Mux f (a,b,c,d) = &m (0,1,3,4,7,10,11,14,15)





T) Implement the following with 8:1 MUX F(A,B,C,D) = TIM(0,3,5,8,9,10,12,14)


Soh: Circle Mantermy that are included in the Boolean function



74157	_
15 dE 1 S	
2 IA	14
3 1B 5 2A	24 <del>9</del> 34 12
6 2B	34 12
11 3A	
14 4A	
13 4B	
1	

T	nputs		owt	put	
	S	14	24	puts 34	44
	×	0	0	0	0
	D	IA	2 A	3 A	48
	1	18	28	3 B	4B

74153 Dual 4 to 1 MUX




	*			
	Inputs		owtpu	<del>,</del>
0 0	2EN 0 0	B A 0 0 0 0 1 1 0 1	100 1	y D <sub>0</sub> 2D <sub>1</sub> 2D <sub>2</sub>
0	0	1 1	1 D3	2 D3
	ı	00	1 Do	0
0		οl	1 D 1	D
0		<b>\$</b> 0	1 D2	0
		1 1	1 D3	٥
	0 1	00	0	2 Do
	10	0 1	0	201
		10	0	2 D2
	10	1.1	0	2 D3
	1.1	××	٥	. 0


! Realize the following Boolean function of (A,B,G.) = 5 (0,1,3,5,7)


Using i) 8:1 Mux (74151)

ii) 4:1 Mux (74153)




it List Mux





2) Implement 4: ad+ bt +bd using 4:1 Mux using ab as Select input. Solo:




that adder.

+ Half adder

21/P- A. B

2 Olr -> Sum & Carry

1.	19	olp	
A.	В	Sum	cany
0	0	D	0
0	1	11	0
1	0	1	
1	11	0	1





#### 2) Full adder

3 ilP -> A,B,C

2 0/P-> 30m 4 Cm					
1	1P	. 1	olp		
A	В	C	Sum	Corry	
00	0	0	0	0	
	0	1	1	0	
0	1	0	1	0	
10	1	1	0	T	
11	0	0	1	0	
lı	0	1	0	1	
١١	l١	0	10	11	

		Sum	1	
Var	00	01	11	10
7	٥	1 "	3	1 2
	. 4	5	,1	4
A	1		1	






Half Subtractor

IIP	ontpu	+	Difference
A B	Defforme	Borron	D=AB+AB
0 0	0	O	= A⊕B
0 1	1	1	Borrow
10	1	0	B = AB
111	0	٥	





## Full Subtractor

Full Subtracti	
Defense   Earner	$Y = \overline{A} B C + \overline{A} B \overline{C} +$
1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	D A OBOC  Borrow  D A OBOC


#### Merodian

## Callading Full Adders

-) A Single full adder ix Capable of adding two one bit numbers and

In order to add binary numbers with more than one bit, additional


- A n-bit parallel adder can be constructed using number of full adder circuits Connected in parallel




- -> The block diagram of n-bit parallel adder using number of full adder incuit Connected in Canade is the carry output of cach adder is Connected
  - to corry input of next higher-order order.
  - 134 should be noted that either a half adder can be used for the least significant position of the carry input of a full addu is made o there Is no carry into the Least Significant bit position.

#### Parallel Subtractor

- The Substration of binary number Can be most Conveniently by means of
- we know that A-B Can be done by taking the 2's Complement of B and
- adding it to A. -> The 2's Complement Can be obtained by taking the 1's Complement and adding one to the least significant pair of bits.
- The 1's Complement Can be implemented with inverters and a one can be added to the hum through the Proput Carry.



- The addition and Subtraction operation Can be Combined Into



- The mode input M Controle the operation. when M=0, the circuit is an addler M=1, the circuit is Subtractor.

-> Ex-OR gate necieves input M and one of the input of B.

-> when M=0, we have BOD 0= B.

- input A (carry) is 0 -> A+ B.

- when M=1 we have BA != B and Gno=1.

The B input are all Complemented and the added through the

- The parallel adder is ripple Carry adder in which the Carry ow put of each full adder stage is connected to the carry how of the next higher order Stage. - The Sum and Corry output of any Stage Carnot be produced until the Input


Corry Occurs, this leads to a time delay in the addition process. This delay is known as comy propogation delay.

+ One method of speeding up this perouse by eliminating interstage Carry delay is called look ahead - Carry addition.

# Look - Ahead Carry Adder

- The parallel adder and Subtractor is ripple Carry type in which the Carry of af each full adder type is connected to the ite of next stage.
  - -> The Sum and Corry of it of anystage Cannot be poodured untill the IIP Corry Occurs. This leads to a time delay in the addition Proceer. Phisdeby is known as Carry propagation delay
- of the South adder is Considered to have a propagation delay of 3001s, Corry is generated.
  - -> Mentfole the total time to perform addition is 90+30=1200s.
- one method of speeding up this process by eliminating interstage Carry delay is Called look ahead- Carry addition.

Consider the circuit of full adder



( - AD+ BC+ AC PI=ABB

-100 - Billian + Helbie -> AB + AB( + ( AB + AE) Gi = AIBI

A6+C(A0B)

S+ADIOC

Sum Ex Corry.


Si = Pi Oci


Citi = Gi + Pici

Gi - Carry generate and it produce on Carry when both A; & Bi are one, negardles of ile (ary. Pi -> Cony propogate : it is term accordated with the propogation of the Corry-from C: to C:+1

$$C_{11} = G_1 + P_1 C_1$$
  
 $C_2 = G_1 + P_1 C_1$   
 $C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 C_1)$   
 $C_3 = G_2 + P_2 G_1 + P_1 P_2 C_1$   
 $C_4 = G_3 + P_3 C_3$   
 $= G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 C_1)$   
 $= G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 C_1)$ 

It can be goen that Cy dound have to wait for C3 &C2 to propogate, in fact Cy is propogated at the game time as C2 and C3.





	Input (1)	
Binary Comparators	n B	
-> A Comparator is a special Combinational cigacit	n bit	
designed primarily to Compare The	Comparator	
T ALL L LAG PROPERTY PROPERTY.	ATB A-B A AB	
mall a disc ma hil numbers	ontput	
and the ordered are A>B, A=B and A <b.< td=""></b.<>		
- Depending upon the relative		
one of the order		
Deign 2-bit Comparator Using gates		
- Lout		
A. A. B. Bo A>B A=B ASB		
7) '10 '		
000		
	1. 17	
0100	•	
0100		
0 1 1 0 0		
100110		
10 10 0 1		
101100		
11 00 1		
11 0		
( ( ( ) ) (		

