

14/10/19

is a bimodal electronic circuit that has 2 stable states and which ~~has~~ ^{exists} ~~one~~ ^{one} bit memory cell.

Module: 05

classmate
page

Registers and Counters

Registers:

- Flip flop stores 1 bit memory cells at a time
- Register is defined as group of flipflops or collection of flip flops together and it stores n bit flip flops in different types of registers.
- Classification of Registers:

* Shift Register.


* Storage Register

- In Shift Registers, the input will be shifted one after the other & output is also as same as the input.
- In Storage Register, whatever the input given, that will store in the current flip flop and immediately it will produce results.

Types of Registers:

1. Serial-In-Serial-Out (SISO)
 2. Serial-In-Parallel-Out (SIPO)
 3. Parallel-In-Serial-Out (PISO)
 4. Parallel-In-Parallel-Out (PIPO)
- } Shift register.
- } Storage register.

* SISO




Sin.	Q _A	Q _B	Q _C	Q _D
Initial	0	0	0	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1

Sout	Q _A	Q _B	Q _C	Q _D
Initial	1	1	1	1
↓	0	1	1	1
↓	0	0	1	1
↓	0	0	0	1
↓	0	0	0	0

→ Timing diagram

A Sin



* Sout

CLK

Sout

QA

QB

QC

QD

(1111) (0111) (0011) (0001) (0000)

15/10/19







PJSO

~~✓ Jmp~~ shift/load B₀

B₁

B₂


B₃




I Load \rightarrow 0 II Even And \rightarrow load

Shift \rightarrow 1 odd And \rightarrow Shift

Q_0	Q_1	Q_2	Q_3
1	1	0	1
0	1	1	0
0	0	1	1
0	0	0	1
0	0	0	0





PJPO




Pin	Q_0	Q_1	Q_2	Q_3
	0	0	0	0
	1	0	0	1

Pout	Q_0	Q_1	Q_2	Q_3
	1	0	0	1



Sin	Q_A	Q_B	Q_C	Q_D
	0	0	0	0
	1	0	0	0
	0	1	0	0
	0	0	1	0
	1	0	0	1

Pout	Q_A	Q_B	Q_C	Q_D
	1	0	0	1
	↓	↓	↓	↓
Sout	1	0	0	1



$$PR = 0 ; Q = 1 \quad PR = 1$$

$$clk = 0 ; Q = 0 \quad clk = 0$$

1 0 1 1

0 1 0 1

1 0 0 1

0 1 1 0

1 0 1 0

0 1 0 0


1 0 0 1

0 1 1 0


classmate
Date _____
Page _____

DRJ	CLK	QA	QB	QC	QD
-	X	0	0	0	0
	↓	1	0	0	0
	↓	0	1	0	0
	↓	0	0	1	0
	↓	0	0	0	1
	↓	1	0	0	0
	↓	0	1	0	0
	↓	0	0	1	0
	↓	0	0	0	1

Timing diagram.



Switch Tail Counter / Johnson Counter / Twisted pair Counter.



Asynchronous (Ripple) Counter

classmate
Date _____
Page _____

CLK	Q _A	Q _B	Q _C	Q _D
↓	0	0	0	0
↓	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	0	1	1	1
↓	0	0	1	1
↓	0	0	0	1
↓	0	0	0	0

Timing diagram:




Counters

What is a counter? (what is it used for)

- Counter is defined as count the number in a second.
- Counter should be mainly dependent on Count clock.
- There are 2 types of clock counters:
 - Synchronous counters.
 - Asynchronous counters.

Asynchronous Counter (Ripple Up Counter)



Asynchronous counter is a counter in which the output of the first flip flop is connected to clock of the second flip flop and so on.

There are 3 types of asynchronous counter:

- Up Counter
- Down Counter ✓
- Up-Down counter


Up Counter:


There are 3 types of up counter.

- i) 3-bit.
- ii) 4-bit
- iii) 2-bit

3-bit asynchronous up counter:

NCC






19/10/19.

2-bit asynchronous up counter

NCC.



CLK

Q_a

Q_b

QA	QB
0	0
0	1
1	0
1	1

4-bit asynchronous up counter
- NCC



QA QB QC QD

0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1

Up: 0 to 4
Down: 4 to 0

CLASSEMATE
Date _____
Page _____

31/10/19

		Up-down									
		1	2	3	4	5	6	7	8	9	10
Up	Down	1	2	3	4	5	6	7	8	9	10
		1	2	3	4	5	6	7	8	9	10
1	2	3	4	5	6	7	8	9	10	11	
2	3	4	5	6	7	8	9	10	11		
3	4	5	6	7	8	9	10	11			
4	5	6	7	8	9	10	11				
5	6	7	8	9	10	11					
6	7	8	9	10	11						
7	8	9	10	11							
8	9	10	11								
9	10	11									
10	11										
11											


K

QA


B

SC

M





M	Q_1	Q_2	Q_3
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1




Down Counter

2-bit asynchronous down Counter




3-bit asynchronous down counter



Qa	Qb	Qc	Qa	Qb	Qc
1	1	1	0	0	0
1	1	0	1	0	1
1	0	1	0	1	0
1	0	0	0	1	1
0	1	1	1	0	0
0	1	0	0	1	1
0	0	1	0	0	0
0	0	0	1	1	1

4-bit asynchronous down counter



QA	QB	QC	QD				
1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1
1	1	0	1	1	1	1	1
1	1	0	0	1	1	1	1
1	0	1	1	1	0	1	1
1	0	1	0	1	1	1	0
1	0	0	1	1	0	1	0
1	0	0	0	1	1	0	0
0	1	1	1	1	0	1	0
0	1	1	0	0	1	0	1
0	1	0	1	1	1	0	1
0	0	1	1	1	1	1	0
0	0	0	1	1	1	1	1
0	0	0	0	1	1	1	1

Synchronous Counter

- Step 1: Identification of flip flop.
- Step 2: Write ET for given flip flop.
- Step 3: Write STD for given flip flop. (up, down, up-down)
- Step 4: Write Truth Table for previous state & next state.
- Step 5: Write Boolean expression using K-map method.
Design a circuit for Synchronous counter.


① Design a Synchronous up counter for mod 6

(Using JK)

- Using JK flip flop.
- ET for JK flip flop.

Qn	Qn+1	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

- STD for JKI flip flop.



- TT for PS and NS.

Qc	QB	QA	Qn	Qn+1	QB+1	QA+1	Jc	Kc	JB	KB	JA	KA
----	----	----	----	------	------	------	----	----	----	----	----	----

0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	X	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	0	0	0	X	1	0	X	X	1

PS				NS				(Using 21 of JK)				
Qc	QB	QA	Qn	Qc	QB	QA	Qn+1	QB+1	QA+1	Jc	Kc	JB
0	0	0	0	0	0	0	1	0	X	1	X	0
0	0	1	0	0	0	1	1	0	X	1	X	1
0	1	0	0	1	1	0	0	0	X	0	1	X
0	1	1	1	0	0	1	0	1	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X	0
1	0	1	0	0	0	X	1	0	X	X	1	0

QBQ _A				QBQ _B					
QC	00	01	11	10	QC	00	01	11	10
0	0	0	1	0	0	0	1	X ₃	X ₂
1	X _H	X ₅	(X ₇)	X ₆	1	0	0	X ₁	X ₆

$$J_C = \overline{Q}_B Q_A$$

$$J_B = \overline{Q}_C Q_A$$

~~QBQ_A~~

QBQ _A					
QC	00	01	11	10	
0	X ₀	X ₁	X ₃	X ₂	
1	0	1	X ₅	X ₆	

$$K_C = \overline{Q}_A$$

~~QBQ_A~~

QBQ _A					
QC	00	01	11	10	
0	X ₀	X ₁	1	0	
1	X _H	X ₅	X ₇	X ₆	

$$K_B = \overline{Q}_A$$

~~QBQ_A~~

QBQ _A					
QC	00	01	11	10	
0	1	0	X ₁	X ₂	
1	1	4	X ₅	X ₇ X ₆	


$$J_A = 1$$

~~QBQ_A~~

QBQ _A					
QC	00	01	11	10	
0	1	0	1	X ₂	
1	X ₄	1	X ₇	X ₆	

$$K_A = 1$$

+Vcc



07/11


(2) Design a Synchronous up counter for Mod 8 (Using SR or JK)

Soln

ET for SR

STD for SR

Qn	Qn+1	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	1	X



Q_c	Q_B	Q_A	Q_{ct+1}	Q_{B+1}	Q_{A+1}	S_c	R_c	S_B	R_B	S_A	R_A
0	0	0	0	0	1	0	X	0	X	1	0
0	0	1	0	1	0	0	X	1	0	0	1
0	1	0	0	1	1	0	X	X	0	1	0
0	1	1	1	0	0	1	0	0	1	0	1
1	0	0	1	0	1	X	0	0	X	1	0
1	0	1	1	1	0	X	0	1	0	0	1
1	1	0	0	0	0	0	1	0	1	0	X

 $\overline{Q_B Q_A}$ $Q_c \quad 00 \quad 01 \quad 11 \quad 10$

0	0	1	0
1	X	X	0

 $\cdot S_c = \overline{Q_B Q_A}$


$\cdot R_c = \overline{Q_B} \overline{Q_A}$

$\cdot S_B = \overline{Q_B} Q_A$

$\cdot R_B = \overline{Q_B} Q_A + Q_c Q_B$

$\cdot S_A = \overline{Q_B} \overline{Q_A} + \overline{Q_c} \overline{Q_A}$

$\cdot R_A = Q_A$



③


Design a Synchronous down counter for Mod 7.
Using JK.

Solu

ET for JK

 $Q_n \quad Q_{n+1} \quad J \quad K$ $0 \quad 0 \quad 0 \quad X$ $0 \quad 1 \quad 1 \quad X$ $1 \quad 0 \quad X \quad 1$ $1 \quad 1 \quad X \quad 0$

STD for JK:



Q_c	Q_B	Q_A	Q_{C1}	Q_{B1}	Q_{A1}	J_c	K_c	J_B	K_B	J_A
1	0	1	0	1	0	X	0	X	1	1
1	0	1	1	0	0	X	0	0	X	1
1	0	0	0	1	1	X	1	1	X	1
0	1	1	0	1	0	0	X	X	0	X
0	1	0	0	0	1	0	X	X	1	1
0	0	1	0	0	0	0	X	0	X	X
0	0	0	1	1	1	0	1	X	1	X

$Q_c \ Q_B \ Q_A$

Q_c	Q_B	Q_A	00	01	11	10
0	X	X	0	1	X	X
1	0	1	0	1	0	1

$Q_c \ Q_B \ Q_A$

Q_c	Q_B	Q_A	00	01	11	10
0	0	0	0	1	X	X
1	X	X	1	0	1	0

$$J_c = \bar{Q}_B \bar{Q}_A$$

$$K_c = \bar{Q}_B$$

Q_c	Q_B	Q_A	00	01	11	10
0	X	0	0	1	X	X
1	X	0	1	0	1	0

Q_c	Q_B	Q_A	00	01	11	10
0	1	0	1	0	0	1
1	1	0	0	1	1	0

$$J_B = \bar{Q}_B$$


$$K_B = \bar{Q}_B$$

Q_c	Q_B	Q_A	00	01	11	10
0	(1, X)	X	0	1	X	X
1	X	X	1	0	0	1

$$J_A = \bar{Q}_B + \bar{Q}_c$$

Q_c	Q_B	Q_A	00	01	11	10
0	X	1	1	1	X	X
1	X	1	1	0	1	0

$$K_A = 1$$



12/11/19

(4) Design a Synchronous Counter for Mod 8:

Q_C	Q_B	Q_A	Q_{Ct}	Q_{Bt}	Q_{At}	J_C	K_C	J_B	K_B	J_A	K_A
1	1	1	1	1	0	0	X	0	X	0	X
1	1	0	1	0	1	X	0	X	1	1	X
1	0	1	1	0	0	0	X	0	0	X	X
1	0	0	0	1	1	X	1	1	X	1	X
0	1	1	0	1	0	0	0	X	X	0	X
0	1	0	0	0	1	0	X	X	1	1	X
0	0	1	1	0	0	0	0	X	0	X	X
0	0	0	1	1	1	1	1	X	1	X	1
0	0	X	0	1	1	1	1	X	1	X	1

Q_C	Q_B	Q_A	Q_C	Q_B	Q_A
0	X ₀	X ₁	X ₃	X ₂	
1	0 ₄	0 ₅	1	0 ₆	

$$J_C = Q_B \bar{Q}_A$$

$$K_C = Q_B \bar{Q}_A$$

Q_C	Q_B	Q_A	Q_C	Q_B	Q_A
0	X ₀	X ₁	X ₃	X ₂	
1	X ₄	X ₅	1	0 ₆	


$$J_B = Q_A$$

$$K_B = Q_B$$

Q_C	Q_B	Q_A	Q_C	Q_B	Q_A
0	X ₀	1 ₁	X ₃	X ₂	
1	X ₄	1 ₅	1 ₇	X ₆	

$$J_A = 1$$


$$K_A = 1$$



Synchronous 2-bit up and down counter.

ET for JK

STD:



Qn	Qn+1	J	K
0	0	0	1
0	1	1	1
1	0	X	1
1	1	X	0

M	Q _A	Q _B	Q _A	Q _{n+1}	Q _m	Q _{n+1}	J _C	K _C	J _B	K _B	J _A	K _A
0	0	0	0	0	0	1	0	X	0	X	1	X
0	0	0	1	0	1	0	0	X	1	X	1	1
0	0	1	0	0	1	1	0	X	X	0	1	X
0	0	1	1	1	0	0	1	X	X	1	1	1
0	1	0	0	1	0	1	X	0	0	X	1	X
0	1	0	1	1	1	0	X	0	1	X	1	1
0	1	1	0	1	1	1	X	0	X	0	1	X
0	1	1	1	0	0	0	X	1	X	1	1	1
1	0	0	0	1	1	1	1	X	1	X	1	X
1	0	0	1	0	0	0	0	X	0	X	X	1
1	0	1	0	0	0	1	0	X	X	1	1	X
1	0	1	1	0	1	0	0	X	X	0	X	1
1	1	0	0	0	1	1	X	1	1	X	1	X
1	1	0	1	1	0	0	X	0	0	X	1	1
1	1	1	0	1	0	1	X	0	X	X	1	X
1	1	1	1	1	1	0	X	0	X	X	1	1

Q_C

0	0	0	0
X	X	X	X
X	X	X	X
X	X	X	X
0	0	0	0

X	X	X	X
0	0	1	0
1	0	0	0
X	X	X	X

$$J_C = M Q_B Q_B n + M \bar{Q}_B \bar{Q}_B n$$

$$K_C = \bar{M} \bar{Q}_B \bar{Q}_B n + M \bar{Q}_B \bar{Q}_B n$$

Q_A

0	1	X	X
0	1	X	X
1	0	X	X
1	0	X	X

X	(X)	1	0
X	X	1	0
X	X	0	1
X	X	0	1

$$J_B = \bar{M} Q_A n + M \bar{Q}_A n$$

$$\bar{K}_B = \bar{M} \bar{Q}_A + \bar{Q}_A M$$

Q_B

1	X	X	1
1	X	X	1
1	X	X	1
1	X	X	1

Q_B


1	X	1	X
1	X	1	X
1	X	1	X
1	X	1	X

$$J_A = 1$$

$$K_A = 1$$

M

N



13/11/19


classmate

Date _____
Page _____

PS. Counter (Pre-Settable)

- ① Design a Synchronous Counter for the Sequence $0 \rightarrow 4 \rightarrow 1 \rightarrow 2 \rightarrow 6 \rightarrow 10 \rightarrow 4$.

$$0 \rightarrow 4 \rightarrow 1 \rightarrow 2 \rightarrow 6 \rightarrow 10 \rightarrow 4.$$



Q _n	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q _C	Q _B	Q _A	Q _{n+1}	Q _{B+1}	Q _{A+1}	J _C	K _C	J _B	K _B	J _A	K _A
0	0	0	1	0	0	1	X	0	X	0	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	1	0	1	X	X	0	0	X
0	1	1	X	X	X	X	X	X	X	X	X
1	0	0	0	0	1	X	1	0	X	1	X
1	0	1	X	X	X	X	X	X	X	X	X
1	1	0	0	0	0	X	1	X	1	0	X
1	1	1	X	X	X	X	X	X	X	X	X

Q _C	Q _B	Q _A	Q _{n+1}	Q _{B+1}	Q _{A+1}
0	1	0	X	1	0
1	X	X	X	X	X

$$J_C = \bar{Q}_A$$

Q _C	Q _B	Q _A	Q _{n+1}	Q _{B+1}	Q _{A+1}
0	X	X	X	X	X
1	X	X	X	X	X

$$K_C = 1$$

Q _C	Q _B	Q _A	Q _{n+1}	Q _{B+1}	Q _{A+1}
0	0	1	X	1	X
1	0	X	X	X	X

$$J_B = \bar{Q}_A$$


Q _C	Q _B	Q _A	Q _{n+1}	Q _{B+1}	Q _{A+1}
0	X	X	X	X	X
1	X	X	X	X	X

$$K_B = Q_C$$

Q _C	Q _B	Q _A	Q _{n+1}	Q _{B+1}	Q _{A+1}
0	0	X	X	X	X
1	X	X	X	X	X

$$J_A = Q_C \bar{Q}_B$$

$$K_A = 1$$




~~101110~~ Synthesize Design. (Self Controlled Counter)

correcting

a/ block out condition.

- ① Consider a design of Mod6 counter, i.e. it has to be count from 000 to 101. But by chance if 110 and 111 condition are counted by counter. It won't have any values and will log off the counter, i.e. go for any of the loop in that counter.

Soln:



QC QB QA Q_{n+1} Q_{B+1} Q_{n+1} Jc Kc JB KB JA KA .

0 0 0 0 0 0 1 0 X 0 X 1 X

0 0 1 0 1 0 0 X 1 X X 1

0 1 0 0 1 1 0 X X 0 1 X

0 1 1 1 0 0 1 X X 1 X 1

1 0 0 1 0 1 X 0 0 X 1 X

1 0 1 0 0 0 X 1 0 X X 1

1 1 0 0 0 0 X 1 X 1 0 X

1 1 1 0 0 0 X 1 X 1 X 1

Qn				
00	01	11	10	02
0	0	1	X	0
1	X	X	X	X

$$Jc = Qn$$

QnQn				
00	01	11	10	02
0	X	(X)	(X)	X
1	0	1	1	0

$$Kc = QnQn + Qn$$

Qn				
00	01	11	10	02
0	0	1	X	X
1	0	0	X	X

$$In = QcQn$$

Qn				
00	01	11	10	02
0	(1 X)	X D		
1	(1 X)	X 0		

$$Jn = Qc + Qp$$

QnQn				
00	01	11	10	02
0	X	(X)	D	
1	(X)	(X)	D	

$$Kp = Qc + Qn$$

QnQn				
00	01	11	10	02
0	(X)	(X)	X	
1	(X)	(X)	X	

$$Kn = 1$$

