

30/19


MODULE: 04

classmate

Date _____
Page _____LATCHES

Latches: It is a basic storage of element & it has no control on any of the inputs.

* NOR truth table for SR latch:



NOR		
A	B	y
0	0	1
0	1	0
1	0	0
1	1	0


Case I: $S=0, R=1, Q=0, \bar{Q}=1$ (Set)
 $S=0, R=0, Q=0, \bar{Q}=1$ (Memory)

Case II: $S=1, R=0, Q=1, \bar{Q}=0$.
 $S=0, R=0, Q=1, \bar{Q}=0$ (Memory)

Case III: $S=1, R=1, Q=0, \bar{Q}=0$ (Not used / Invalid).
 $S=0, R=0, Q=0, \bar{Q}=1$

S	R	Q	\bar{Q}
0	0	Memory	
0	1	0	1
1	0	1	0
1	1	Not used	

* NAND truth table for SR latch:



NAND

NAND		
A	B	y
0	0	1
0	1	1
1	0	1
1	1	0

Q_n: Present / Previous state

Q_{n+1}: Next state

classmate

Date _____
Page _____

- Case I: $S=0, R=1, Q=0, \bar{Q}=1$ (Memory)
 $S=1, R=1, Q=0, \bar{Q}=1$ (Memory)


- Case II: $S=1, R=0, Q=1, \bar{Q}=0$ (Memory)
 $S=1, R=1, Q=0, \bar{Q}=1$

- Case III: $S=0, R=0, Q=1, \bar{Q}=1$ (Not used)
 $S=1, R=1, Q=0, \bar{Q}=1$

S	R	Q	\bar{Q}
0	0	Invalid	
0	1	0	1
1	0	1	0
1	1	Memory	

SR Flip Flop

SR Flip Flop using NAND



$$S^* = (\overline{S} \cdot \overline{CLK}) = \overline{S} + \overline{CLK}$$

$$R^* = (\overline{R} \cdot \overline{CLK}) = \overline{R} + \overline{CLK}$$

TT:

CLK	S	R	Q _n	Q _{n+1}
0	X	X	Memory (Q _n)	
1	0	0	Memory (Q _n)	
1	1	0	1	0
1	1	1	0	1
0	1	1	1	Invalid.

CT: Complementary Truth Table
 ET: Excitation Table
 STD: State Diagram

Training:

$$S = 1 + D = 1 \quad \left. \begin{array}{l} S \\ D \end{array} \right\}$$

$$R = 1 + D = 1 \quad \left. \begin{array}{l} R \\ D \end{array} \right\}$$

$$S = 1 + D = 1 \quad \left. \begin{array}{l} S \\ D \end{array} \right\}$$

$$R = 0 + D = D \quad \left. \begin{array}{l} R \\ D \end{array} \right\}$$

$$S = D + D = D \quad \left. \begin{array}{l} S \\ D \end{array} \right\}$$


$$R = 1 + D = 1 \quad \left. \begin{array}{l} R \\ D \end{array} \right\}$$

$$S = D + D = D \quad \left. \begin{array}{l} S \\ D \end{array} \right\}$$

$$R = D + D = D \quad \left. \begin{array}{l} R \\ D \end{array} \right\}$$


CT		DP		ET	
Q_n	S R	Q_{n+1}	I	Q_n	Q_{n+1} S R
0	0 0	0		0	0 0 X
0	0 1	0		0	1 1 0
0	1 0	1		1	0 0 1
0	1 1	X		1	1 X 0
1	0 0	1			
1	0 1	0			
1	1 0	1			
1	1 1	X			

STD: $(S_n \rightarrow S_{n+1})$




$$\begin{matrix} 0 & 0 & 0 & 1 & X & 1 & 2 \\ 1 & 1 & 0 & X & 1 & 1 & 2 \end{matrix}$$

$$Q_{n+1} = S + Q_n R.$$




D - Flip Flop . (Data flip flop)

Referencia TI



CLK	S	R	Qn+1
0	X	X	Qn
1	0	0	Qn
	1	0	1
	1	1	0
	1	1	1




TT	CLK	D	Qn+1
0	0	X	Qn
1	0	0	X
0	1	1	1

CT	Qn	D	Qn+1
0	0	0	X
1	0	1	1
1	1	0	0
1	1	1	1

ET	Qn	Qn+1	D
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1


$$Q_{n+1} = D$$

STD



04/10/2023

JK Flip Flop



CLK	J	K	Q _{n+1}
0	X	X	Q _n , Memory
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Q _n (Toggle)

Case 4: J=1, K=1, Q=? , $\bar{Q}=$

Assume $Q=0$, $\bar{Q}=1$.

$Q=1$, $\bar{Q}=0$.

CT Table:

(Using JK FF)

Q _n	J	K	Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

ET:

(Using CT table)


Q _n	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

classmate
Date _____
Page _____

J _n	00	01	11	10	(Using CT table)
Q _n	0	0, 1	1, 0	1	
	0, 1	0, 1	1, 0	1, 0	
	0, 1	0, 1	1, 0	1, 0	
	0, 1	0, 1	1, 0	1, 0	

$$Q_{n+1} = Q_n \bar{K} + \bar{Q}_n J$$

State Transition diagram (STD) (using CT tab)



T-Flip Flop

Diagram of a T flip-flop circuit:

CT table:


CLK	T	Anti	Q	Q-bar	CLK	T	K	Q _{n+1}
0	X	Q _n	Q	Q-bar	0	X	X	Q _n
1	0	Q _n	Q	Q-bar	1	0	0	Q _n
1	1	Q _n	Q	Q-bar	1	0	1	Q _n
					1	1	0	Q _n
					1	1	1	Q _n
								(Toggle)

CT table:

Q _n T Anti			Q _n Anti T		
0	0	0	0	0	0
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	1	1	0

Q_n	0	1
0	0 0	1 1
1	1 0	0 3

State Transition diagram: (STD)



JK - Masterslave flip flop.



CLK	J	K	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	\bar{Q}_n (Toggle)

CT table:

Q_n	J	K	Q_{n+1}
0 0	0	0	0
0 1	1	0	1
1 0	0	1	0
1 1	1	1	0


Q_n	00	01	11	10
0	0 0	0 1	1 3	1 2
1	1 4	1 5	0 7	1 6

$$Q_{n+1} = Q_n \bar{K} + \bar{Q}_n J$$

ET

SID

Qn	D _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0



10/10/19

Conversion of Flip Flops.

C_{TR}
G_{TR}

- Step 1: Identify the available and required flip flop.
- Step 2: Make a Characteristic Table for required flip flop.
- Step 3: Make an excitation table for available flip flop.
- Step 4: Combine step 3 output with step 2.
- Step 5: Write a boolean expression & K-map for the following expression.
- Step 6: Design a circuit for available flip flop and required flip flop.

(1)

Convert JK flip flop into D flip flop.

Soln:

Step I: Available FF - JK flip flop.
Required FF - D flip flop.

Step II: CT for D.

Qn	D	D _{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Step III: ET for JK

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step IV:


Q_n	D	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0

Step V:

$$J = \begin{array}{|c|c|} \hline 0 & 0 \\ \hline 1 & X_2 \\ \hline \end{array} \quad K = \begin{array}{|c|c|} \hline 0 & 1 \\ \hline 1 & X_3 \\ \hline \end{array} \Rightarrow J = D$$

$$K = \begin{array}{|c|c|} \hline 0 & X \\ \hline 1 & 1 \\ \hline \end{array} \Rightarrow K = \bar{D}$$

Step VI:



(2)

Convert SR flip-flop into JK flip-flop

Solu:

Step 1: Available FF - SR flip flop.

Required FF - JK flip flop.

Step 2:

D_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Step 3:

D_n	Q_{n+1}	R_n
0	0	0
0	1	1
1	0	0
1	1	1

Step 4:


D_n	J	K	Q_{n+1}	S	R_n
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

Step 5: $D_n \xrightarrow{JK}$

$$S = \begin{cases} 0 & \begin{matrix} 00 \\ 01 \end{matrix} \\ 1 & \begin{matrix} 11 \\ 10 \end{matrix} \end{cases} \quad \Rightarrow S = \bar{D}_n J$$

$$R = \begin{cases} 0 & \begin{matrix} 00 \\ 01 \end{matrix} \\ 1 & \begin{matrix} 11 \\ 10 \end{matrix} \end{cases} \quad \Rightarrow R = D_n K.$$

Step 6:



③ Convert SR flip flop to D flip flop.

Solu:

Step 1: Available FF - SR flip flop

Required FF - D flip flop.

Step 2:

Qn	D	Qn+1
0	0	0
0	1	1
1	0	0
1	1	1

Step 3:

Qn	Qn+1	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Step 4:

Qn	D	Qn+1	S'R
0	0	0	0X
0	1	1	10
1	0	0	01
1	1	1	X0

Step 5:


0	0	1
1	0	X

0	1	1
1	1	0

$$S = D$$

$$R = \bar{D}$$

Step 6:



④

Convert SR flip flop to T flip flop.

Solu:

Step 1: Available FF - SR flip flop.

Required FF - T flip flop.

Step 2:

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Step 3:

Q_n	Q_{n+1}	S
0	0	0
0	1	1
1	0	0
1	1	X

Step 4:

Q_n	T	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	1	0
1	0	1	X	0
1	1	0	0	1


Step 5:

Q_n	T	0	1
.	0	0	1
1	X	0	0

$$S = \bar{Q}_n T$$

Q_n	T	0	1
.	0	X	0
1	0	1	0

$$R = Q_n T$$

Step 6:

12/10/19

(5)
Soln:

Convert D-flip flop into JK flip flop.

Available FF: D flip flop.

Required FF: JK flip flop.

Characteristic table for JK

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0

* ET for D-FF.


Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Q_n	J	K	Q_{n+1}	D
0	0	0	0	0
0	0	1	Q	0
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0

Q_n	JK	00	01	11	10
D	\rightarrow	0, 0	0, 1	(1, 1)	1, 0
		1, 1	0, 0	0, 1	1, 1

$$D = \overline{Q_n} J + Q_n \bar{K}$$

Q_n S.R. Q_{n+1}



6

Convert D-flip flop to SR flip flop.

Soln:

Available - D-FF

Required - SR-FF.

CT for SR

Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

ET for D


Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Q_n	S	R	Q_{n+1}	D
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	X	X
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	X	X

Q_n SR

00	01	11	10
0	0, X ₃ , (1) ₂		
1	(1) ₄ , 0 ₅ , X ₇ , (1) ₆		

$$D = \bar{S} \bar{R} + Q_n \bar{R}$$



SR - SR flip-flop
D - D flip-flop
Q - Q output

(7)

Convert D flip flop to T flip flop.

Solu:

Available: D FF

Required: T FF

CT for DCT for T

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Q_n	T	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Q_n	T	0	1
0	0	0	1
1	1	1	0

$$\underline{\underline{T = Q_n}}$$

(8)

Convert JK flip flop to SR flip flop.

Solu:

Available: JK flip flop.

Required: SR flip flop.

CT for SRCT for JK

Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Qn	S	R	Qn+1	J	K
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	X
0	1	1	X	X	X
1	0	0	1	X	0
1	0	1	0	X	1
1	1	0	1	X	0
1	1	1	X	X	X

∂n	SR	00	01	11	10
$J = 0$	00	01	X_3	11	
1	X_4	X_5	X_7	X_6	

$\oplus n$	SR	00	01	11	10
$K = 0$	X_0	X_1	X_3	X_2	
1	04	15	X_7	06	



01/08/19.

HDL

Format of HDL

HDL - Hardware description language.
VHDL - Very high speed integrated circuit
hardware description language.

Module Name of the module (parameter used);

input Variable;


Output Variable;

Body of the program.

Logic //

End module;

Test Circuit



Module Test CKT (A,B,Y);


input A, B;

Output Y;

OR g₁ (Y, A, B);

End module;

1.



Module CKT1 (A,B,C,D,E,F,G,H,Y);
 input A,B,C,D,E,F,G,H;
 Output Y;

Wire w1,w2,w3,w4; w5,

NOR g1(w1,A,B);

NAND g2(w2,C,D);


OR g3(w3,E,F);

OR g4(w4,G,H);

NOR g5(Y,w1,w2,w3,w4);

End module;

2.



Module CKT2 (A,B,C,X,Y);

input A,B,C;

Output X,Y;

Wire w1,w2;

OR g1(w1,A,B);


OR g2(w2,B,C);

NOR g3(X,C,w1);

NAND g4(Y,w1,w2);

End module;

3.



Module CKT2 (A, B, C, D, Y);
input A, B, C, D; ;
Output Y;
wire w1, w2, w3, w4;
NOR g1 (w1, A, B);
NOR g2 (w2, A, C);
AND g3 (w1, w3, D);
AND g4 (w2, w4, D);
XOR g5 (Y, w3, w4);
End module;