

A Report on

Designing a CMOS OP-AMP



By

Swagat Panda	2017B5A30983P
Deepak Jain	2017B5A30935P
Neelanchal Joshi	2017B5A30624P
Piyush Jain	2017B5A30944P

Submitted in partial fulfillment of the course
EEE F313/ INSTR F313 - Analog and Digital VLSI Design

Under the guidance of
Prof. Anu Gupta,
Dept. of Electrical and Electronics Engineering,
BITS Pilani

Acknowledgement

We would like to express our sincere gratitude towards Dr. Anu Gupta, Prof. Karri Babu Ravi Teja and the entire ADVD faculty along with the EEE department for their constant guidance and support in the project work.

We are also thankful to our batchmates and TAs for their help with software related issues and helping us understand the various steps, protocols and how to proceed with our project.


Contents

A. Problem Statement	4
1. Choosing the schematic	5
2. Calculations	6 – 7
3. Results	8 – 13
3.1. Gain and phase plots	8
3.2. Output Voltage Swings	8
3.3. ICMR (Input Common Mode Range)	9
3.4. Slew Rate	9
3.5. Settling Time	10
3.6. CMRR (Common Mode Rejection Ratio)	10
3.7. PSRR (Power Supply Rejection Ratio)	11
3.8. Operating Point	11 – 13
3.9. Stability Analysis	13
4. Analysis at different temperatures (0° C and 100° C)	14 – 20
4.1. Bode Plots	14
4.2. Output Swing	15
4.3. ICMR	16
4.4. Settling Time	17
4.5. Slew Rate	17
4.6. CMRR	18
4.7. PSRR	18
5. Summary of Results	19
6. Problems faced during designing	20
7. Design Tips to Start	20

Problem Statement


Design a CMOS OPAMP.

- a) Analog schematic of the model shown alongside.
- b) Analysis of all the equations of your design, with systematic derivations of all transistor W/L ratios and spectre simulations of circuit for the following simulations.
 - i. Gain ≥ 100 dB
 - ii. Setting time ≤ 20 ns
 - iii. UGB ≥ 200 MHz
 - iv. Slew Rate ≤ 20 V/ μ s
- c) STB analysis to calculate the closed loop gain and phase margin for the OPAMP.
- d) Calculate and plot the following parameters for your OPAMP: DC Gain, Bode Plot for AC Gain and Phase, CMRR plot, ICMR plot, slew rate, settling time, output voltage swing (dc + transient), power consumption, and input and output offset voltage.



1. CHOOSING THE SCHEMATIC:

The schematic was designed based on the specifications provided in the question.




As shown in the schematic below, the first stage is the Differential stage, the second stage is the Gain stage, and the 3rd stage is a Buffer.


2. CALCULATIONS:

Determining the channel length modulation parameters for NMOS and PMOS models given to us.

NMOS



PMOS



Value for λ was calculated by plotting I_d vs V_{ds} plot for a particular V_{gs}

$$\lambda = \frac{\text{slope}}{\text{constant current value}}$$

$$\lambda_{pmos} = 0.01 \text{ V}^{-1}$$

$$\lambda_{nmos} = 0.01 \text{ V}^{-1}$$

Rough visualisation of how the approximate calculations should be carried out:


MOSFET equation in saturation

$$\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) [V_{gs} - V_T]^2 = I_{Dn}$$

$$\frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L} \right) [V_{gs} - V_T]^2 = I_{Dp}$$

$$\lambda_n = 0.01 \text{ V}^{-1} ; \lambda_p = 0.01 \text{ V}^{-1}$$

Stage 1



Differential (Inverting)

~70dB gain


$$A_v \approx -g_{m1} [(g_{m3} r_{o3} r_{o1}) \parallel (g_{m5} r_{o5} r_{o3})]$$

$$A_v = -g_{m1} [(g_{m3} r_{o3}^2) \parallel (g_{m5} r_{o5}^2)]$$

$$g_m = \frac{2I_D}{V_{ov}} \rightarrow I_D = \frac{I_{CS}}{(\text{ratio of } (W/L)s)^2}$$

$$\& g_m = \sqrt{2\mu_n C_{ox} \left(\frac{W}{L} \right) I_D}$$

Stage 2



Gain (Inverting)


~30dB gain

$$A_v = -\frac{r_{oN}}{\frac{1}{g_{mP}} + r_{oPcs}}$$

$$\text{where } r_{oPcs} = \frac{1}{g_{mP2}}$$

$$= -\frac{r_{oN} g_{mP1} g_{mP2}}{g_{mP1} + g_{mP2}}$$

Stage 3




Buffer stage.

~1dB gain

$$A_v = \frac{g_m r_o}{1 + g_m r_o}$$

Slew rate for 1V pulse $\rightarrow \frac{dV_{out}}{dt}$ during

For 1st order systems (settling time)



$$1 - e^{-t/\tau} = 0.99 \rightarrow t = \tau \ln(1/0.99) = 4.605 \tau$$

settling time


For $U_{GB} > 200 \text{ MHz}$, $t \sim 3.67 \text{ ns}$ ✓

↓ All in dB & log(f) scale

$$\frac{100 - 0}{f_{3dB} - f_{3dB}} = -20 \rightarrow S = 8.3 - f_{3dB}$$

$$\log(200 \times 10^6) = 8.30$$

$$f_{3dB} = 9.3 \rightarrow 10^{3.30} \approx 2 \text{ kHz}$$



3. RESULTS (all at 27°C):

3.1. Gain and Phase Plot:

Observed Values:


Gain = 102.09 dB

Gain Margin = 5.155 dB

Phase Margin = 52.35°

UGB = 213.79 MHz

3dB frequency = 701.57 Hz




3.2. Output Voltage Swing:

Observed Values:

$V_{\max} = 1.154 \text{ V}$

$V_{\min} = 41.29 \text{ mV}$

$\text{Swing} = V_{\max} - V_{\min} = 1.154 - 0.072 \text{ V} = 1.082 \text{ V}$




3.3. ICMR:

Observed Values:

$$V_{in,min} = 601.13 \text{ mV}$$

$$V_{in,max} = 1.92 \text{ V}$$


$$\text{ICMR} = V_{in,max} - V_{in,min} = 1.92 \text{ V} - 0.601 \text{ V} = \mathbf{1.89 \text{ V}}$$



3.4. Slew Rate:

Observed Values: (for a 1V unit step pulse)


$$\text{Slope} = 10 \text{ V}/\mu\text{sec}$$



3.5. Settling Time:

Observed Value (1mV small signal used for settling time measurement):


Settling Time = 12.135 ns



3.6. CMRR Plot:

Observed Value:


CMRR = 99.19 dB



3.7. PSRR Plot:

Observed Value:

PSRR = 87.464 dB



3.8. Operating Point:

$$\begin{aligned} \text{Power Consumption(total)} &= V_{DD} \times I(V_{DD}) \\ &= 2.5 \times 9.3631 \times 10^{-5} \text{ W} \end{aligned}$$

$$\text{Power Consumption(total)} = \mathbf{0.2409 \text{ mW}}$$

--- Operating Point ---

V(power) :	2.5	voltage
V(stage2) :	0.855464	voltage
V(out) :	0.307116	voltage
V(n006) :	0.520373	voltage
V(n007) :	0.672094	voltage
V(in-) :	0.8	voltage
V(n010) :	0.256584	voltage
V(n009) :	0.672092	voltage
V(in+) :	0.8	voltage
V(n001) :	1.95881	voltage
V(n003) :	1.95881	voltage
V(n005) :	1.21214	voltage
V(stage1) :	1.36744	voltage
V(n004) :	1.36763	voltage
V(n008) :	1.36744	voltage
V(n002) :	1.96551	voltage
Id (M16) :	-1.24487e-005	device_current
Ig (M16) :	-0	device_current
Ib (M16) :	1.12005e-011	device_current
Is (M16) :	1.24487e-005	device_current
Id (M15) :	-1.24487e-005	device_current
Ig (M15) :	-0	device_current
Ib (M15) :	1.36122e-011	device_current
Is (M15) :	1.24487e-005	device_current
Id (M14) :	-2.00872e-006	device_current
Ig (M14) :	-0	device_current
Ib (M14) :	6.01177e-013	device_current
Is (M14) :	2.00872e-006	device_current

Id (M13) :	-2.00872e-006	device_current
Ig (M13) :	-0	device_current
Ib (M13) :	6.01362e-013	device_current
Is (M13) :	2.00872e-006	device_current
Id (M6) :	-2.00872e-006	device_current
Ig (M6) :	-0	device_current
Ib (M6) :	1.10239e-012	device_current
Is (M6) :	2.00872e-006	device_current
Id (M5) :	-2.00872e-006	device_current
Ig (M5) :	-0	device_current
Ib (M5) :	1.10238e-012	device_current
Is (M5) :	2.00872e-006	device_current
Id (M12) :	2e-005	device_current
Ig (M12) :	0	device_current
Ib (M12) :	-7.01766e-013	device_current
Is (M12) :	-2e-005	device_current
Id (M11) :	1.24487e-005	device_current
Ig (M11) :	0	device_current
Ib (M11) :	-4.32732e-012	device_current
Is (M11) :	-1.24487e-005	device_current
Id (M10) :	2.00872e-006	device_current
Ig (M10) :	0	device_current
Ib (M10) :	-7.05538e-013	device_current
Is (M10) :	-2.00872e-006	device_current
Id (M9) :	2.00872e-006	device_current
Ig (M9) :	0	device_current
Ib (M9) :	-7.05348e-013	device_current
Is (M9) :	-2.00872e-006	device_current
Id (M8) :	2e-005	device_current
Ig (M8) :	0	device_current
Ib (M8) :	-5.30373e-013	device_current
Is (M8) :	-2e-005	device_current
Id (M7) :	4.01743e-006	device_current
Ig (M7) :	0	device_current
Ib (M7) :	-2.66584e-013	device_current
Is (M7) :	-4.01743e-006	device_current
Id (M4) :	2.00872e-006	device_current
Ig (M4) :	0	device_current
Ib (M4) :	-4.25508e-013	device_current
Is (M4) :	-2.00872e-006	device_current
Id (M3) :	2.00872e-006	device_current
Ig (M3) :	0	device_current
Ib (M3) :	-4.25509e-013	device_current
Is (M3) :	-2.00872e-006	device_current
Id (M2) :	5.71649e-005	device_current
Ig (M2) :	0	device_current
Ib (M2) :	-9.51347e-013	device_current
Is (M2) :	-5.71649e-005	device_current
Id (M1) :	5.71649e-005	device_current
Ig (M1) :	0	device_current
Ib (M1) :	-4.40577e-011	device_current
Is (M1) :	-5.71649e-005	device_current
I (C2) :	3.07116e-026	device_current
I (C1) :	-2.5599e-026	device_current
I (I1) :	2e-005	device_current
I (R1) :	0	device_current
I (Vin2) :	0	device_current
I (Vin1) :	0	device_current
I (Vdd1) :	-9.36311e-005	device_current

Output Offset Voltage (Operating point) = **0.2436 V**

Input Offset Voltage (Operating point) = **0.8 V > 0.26+0.36 V { = $V_{gs} - V_T$; to ensure operation in saturation}**

3.9. Stability Analysis:

Observed Values:

Gain = 102.09 dB


Gain Margin = 5.155 dB

Phase Margin = 52.35°

UGB = 213.79 MHz


3dB frequency = 701.57 Hz

The designed system is stable because the Phase Margin is high (greater than 45°) and so is the Gain Margin.



4. ANALYSIS AT DIFFERENT TEMPERATURES (0 and 100° C):

4.1. Bode Plots:



Temperature 0°C – DC gain – 102.75 dB

Temperature 100°C – DC gain – 100.14 dB


4.2. Output Swing:

Temperature – 0° C

$$V_{\max} = 1.202 \text{ V}$$

$$V_{\min} = 35.23 \text{ mV}$$

$$\text{Swing} = V_{\max} - V_{\min} = 1.202 - 0.035 \text{ V} = \mathbf{1.166 \text{ V}}$$




Temperature – 100° C

$$V_{\max} = 1.079 \text{ V}$$

$$V_{\min} = 45.26 \text{ mV}$$

$$\text{Swing} = V_{\max} - V_{\min} = 1.079 - 0.045 \text{ V} = \mathbf{1.034 \text{ V}}$$




4.3. ICMR

Temperature – 0° Celsius

$$V_{in,min} = 597.89 \text{ mV}$$

$$V_{in,max} = 1.645 \text{ V}$$

$$\text{ICMR} = V_{in,max} - V_{in,min} = 1.645 \text{ V} - 0.597 \text{ V} = \mathbf{1.047 \text{ V}}$$




Temperature – 100° Celsius

$$V_{in,min} = 626.07 \text{ mV}$$


$$V_{in,max} = 2.102 \text{ V}$$

$$\text{ICMR} = V_{in,max} - V_{in,min} = 2.102 \text{ V} - 0.626 \text{ V} = \mathbf{1.476 \text{ V}}$$



4.4. Slew Rate:


The Slew Rates for both positive and negative pulse for all Temperatures (0, 27 and 100 °C)



4.5. Settling Time

Temperature 0° C - Settling Time = 8.704 ns


Temperature 100° C - Settling Time = 17.870 ns



4.6. CMRR Plot

Temperature 0°C – DC gain – 100.52 dB


Temperature 100°C – DC gain – 95.33 dB



4.7. PSRR Plot:

Temperature 0°C – DC gain – 100.52 dB

Temperature 100°C – DC gain – 95.33 dB



5. Summary of Results:

The final W/L ratios used for simulation in LTSpice were as follows:
Where I_{min} was taken as **400 nm**.

MOSFET	W/L RATIOS
M1	10/0.4
M2	30/0.4
M3	12.5/0.4
M4	5/0.8
M5	5/0.4
M6	2/0.4
M7	0.5/0.4
M8	0.5/0.4
M9	0.5/0.4
M10	0.5/0.4
M11	1/0.4
M12	1/0.4
M13	1/0.4 (m=2)
M14	1/0.4 (m=2)
M15	1/0.4
M16	10/0.4

Table 1: W/L Ratio values for all MOSFETs (in μm , ‘m’ is the number of parallel devices)

Sr.no.	Quantity	Value	Required
1	DC Gain	102.09 dB	≥ 100 dB
2	Output Voltage Swing	1.082 V	-
3	ICMR	1.89 V	-
4	Slew Rate	10 V/ μsec	≤ 20 V/ μsec
5	Phase Margin	52.35 $^{\circ}$	$\sim 60^{\circ}$
6	Power Dissipation	0.2409 mW	≤ 3 mW
7	Output Offset Voltage	0.2436 V	-
8	Input Offset Voltage	0.8 V	-
9	CMRR	99.19 dB	-
10	PSRR	87.464 dB	-
11	-3dB	701.57 Hz	-
12	UGB	213.79 MHz	-
13	Settling Time	12.135 ns	-

Table 2: Summary of Results found and required values

6. Problems faced during designing:

- The MOS018.CIR file which was shared with us had errors and it took us significant amount of time to realize that. Therefore, its contents were corrected and copied into a .txt file and that file was used to simulate using LTSpice.
- The knowledge required for attempting and solving the problem asked in this assignment was neither taught in the lectures nor was it completely covered in the TA sessions.
- It was very challenging to meet all the specifications given in the problem statement simultaneously. Several trade-offs were employed to satisfy most of the constraints mentioned in the problem.
- All the constraints cannot be satisfied simultaneously, without proper guidelines, for example, the Settling time cannot be within 20ns for a large signal ($\sim 1V$), with a slew rate $< 20MV/sec$ and nothing is mentioned about finding settling time.

7. Design Tips to Start

- Choose the design schematic as per the gain requirements.
- Preferably keep the currents low for the high gain stages, such that the W/L values are not very large, and hence the poles and zeroes that occur are not at a very low frequency. (Low intrinsic capacitance values help in increasing the pole and zero frequencies)
- For the buffer stage, keep the $g_m r_o$ values of the buffer MOSFET as high as possible. (In case the buffer is made of a source follower)
- Use Miller compensation wherever required, keeping the values of the order of tens to of pF to tens of fF.
- Keep the number of stages \leq the number of stages specified.
- With the given instructions, only one kind of NMOS CM or PMOS current mirror biasing is possible, stick to whatever you choose throughout the design.
- Input offset voltage is very important, it is often neglected, and the circuits don't work.