










Swallow V2

Design by: Simon Hollis (simon@cs.bris.ac.uk) University of Bristol, Sept. 2012.
Based on XMP16-03 design by University of Bristol and XMOS Ltd 2011.







File: XMP16-03.sch	
Sheet: /	
Size: A2	Date: 26 sep 2012
KiCad E.D.A. vreschema (2012-01-19 BZR 3256) -stable	Rev: 1
	Id: 1/13





Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0




Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0





L2 PAIR – PLACED ONE ABOVE THE OTHER

N.B. TR_X0_XLB* was named
(but not connected to) TR_X1_XLA*
in V1 of the design, i.e. no changes to actual layout.
just name changed



File: l2_pair-BR.sch

Sheet: /L2_PAIR_Q3/

Title:







Size: A4 Date: 26 sep 2012

KiCad E.D.A. eeschema (2012-01-19 BZR 3256)-stable





Rev:

Id: 5/13



Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0



Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0



Two I2C Interfaces which are just 2x(2x(1-bit)) ports. Intended for use with power monitoring board.



File: l20-BR.sch

Sheet: /L2_PAIR_Q3/L2_0-BR/

Title:




Size: A4

Date: 26 sep 2012







Rev:

KiCad E.D.A. eeschema (2012-01-19 BZR 3256)-stable

Id: 7/13





Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0



Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.


Undocumented 'reserved' 110 boot functionality used:

X0 boots from XLINKB or internal links, X1 boots via internal links or via XLINKB (identical options)







U51C

XS1_L2-QFN124



U51D

XS1_L2-QFN124



File: l20-TL.sch

Sheet: /L2_PAIR_Q1/L2_0-TL/



Title:

Size: A4 Date: 26 sep 2012

KiCad E.D.A. eeschema (2012-01-19 BZR 3256)-stable


Rev:

Id: 10/13









L2 PAIR – PLACED ONE ABOVE THE OTHER

N.B. TR_X0_XLB* was named
(but not connected to) TR_X1_XLA*
in V1 of the design. i.e. no changes to actual layout.
just name changed



File: l2_pair-TR.sch		
Sheet: /L2_PAIR_Q2/		
Title:		
Size: A4	Date: 26 sep 2012	Rev:
KiCad E.D.A. eeschema (2012-01-19 BZR 3256)-stable		Id: 11/13

Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0



Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0

