



# Swallow V2


Design by: Simon Hollis (simon@cs.bris.ac.uk) University of Bristol, Sept. 2012.  
Based on XMP16-03 design by University of Bristol and XMOS Ltd 2011.

File: XMP16-03.sch	Rev:
Sheet: /	Id: 1/13
Title: A2	
Size: A2	
KiCad E.D.A.	
Date: 2 aug 2013	



## L2 PAIR – PLACED ONE ABOVE THE OTHER

N.B. TR\_X0\_XLB\* was named  
(but not connected to) TR\_X1\_XLA\*  
in V1 of the design, i.e. no changes to actual layout,  
just name changed



File: l2\_pair-BL.sch

Sheet: /L2\_PAIR\_Q4/

Title:

Size: A4







Date: 2 aug 2013

Rev:







KiCad E.D.A.

Id: 2/13



Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.  
X0 boots from XLINKB, X1 boots via X0 chanend 0




Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.  
X0 boots from XLINKB, X1 boots via X0 chanend 0



File: l20-BL.sch		
Sheet: /L2_PAIR_Q4/L2_0-BL/		
Title:		
Size: A4	Date: 2 aug 2013	Rev:
KiCad E.D.A.		Id: 4/13




JTAG Buffering



## L2 PAIR – PLACED ONE ABOVE THE OTHER

N.B. TR\_X0\_XLB\* was named  
(but not connected to) TR\_X1\_XLA\*  
in V1 of the design, i.e. no changes to actual layout,  
just name changed



File: l2\_pair-BR.sch

Sheet: /L2\_PAIR\_Q3/

Title:

Size: A4







Date: 2 aug 2013

Rev:






KiCad E.D.A.

Id: 5/13



Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.  
X0 boots from XLINKB, X1 boots via X0 chanend 0




Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.  
X0 boots from XLINKB, X1 boots via X0 chanend 0








JTAG Buffering



## L2 PAIR – PLACED ONE ABOVE THE OTHER

N.B. TR\_X0\_XLB\* was named  
(but not connected to) TR\_X1\_XLA\*  
in V1 of the design, i.e. no changes to actual layout,  
just name changed



File: l2\_pair-TL.sch

Sheet: /L2\_PAIR\_Q1/

Title:

Size: A4

Date: 2 aug 2013







Rev:

KiCad E.D.A.

Id: 8/13



Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.  
X0 boots from XLINKB, X1 boots via X0 chanend 0



File: l21-TL.sch

Sheet: /L2\_PAIR\_Q1/L2.1-TL/

Title:

Size: A4

Date: 2 aug 2013



Rev:

KiCad E.D.A.


Id: 9/13

Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.





Undocumented 'reserved' 110 boot functionality used:  
X0 boots from XLINKB or internal links, X1 boots via internal links or via XLINK B (i.e. identical options)



U51C  
XS1\_L2-QFN124



U51D  
XS1\_L2-QFN124



File: l20-TL.sch

Sheet: /L2\_PAIR\_Q1/L2\_0-TL/

Title:



Size: A4

Date: 2 aug 2013

Rev:


KiCad E.D.A.

Id: 10/13








## L2 PAIR – PLACED ONE ABOVE THE OTHER

N.B. TR\_X0\_XLB\* was named  
(but not connected to) TR\_X1\_XLA\*  
in V1 of the design. i.e. no changes to actual layout.  
just name changed



File: l2_pair-TR.sch		
Sheet: /L2_PAIR_Q2/		
Title:		
Size: A4	Date: 2 aug 2013	Rev:
KiCad E.D.A.		Id: 11/13

Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.  
X0 boots from XLINKB, X1 boots via X0 chanend 0



File: l20-TR.sch

Sheet: /L2\_PAIR\_Q2/L2\_0-TR/

Title:

Size: A4







Date: 2 aug 2013

Rev:

KiCad E.D.A.

Id: 12/13

Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.  
X0 boots from XLINKB, X1 boots via X0 chanend 0



File: l21-TR.sch		
Sheet: /L2_PAIR_Q2/L2_1-TR/		
Title:		
Size: A4	Date: 2 aug 2013	Rev:
KiCad E.D.A.		Id: 13/13