










File: XMP16-03.sch		
Sheet: /		
Title:		
Size: A2	Date: 28 oct 2012	Rev:
KiCad E.D.A.		Id: 1/13








Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0





File: l21-BL.sch		
Sheet: /L2_PAIR_Q4/L2.1-BL/		
Title:		
Size: A4	Date: 28 oct 2012	Rev:
KiCad E.D.A.		Id: 3/13

Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0




File: l20-BL.sch		
Sheet: /L2_PAIR_Q4/L2_0-BL/		
Title:		
Size: A4	Date: 28 oct 2012	Rev:
KiCad E.D.A.		Id: 4/13



L2 PAIR - PLACED ONE ABOVE THE OTHER

N.B. TR_X0_XLB* was named
(but not connected to) TR_X1_XLA*
in V1 of the design. i.e. no changes to actual layout.
just name changed



File: l2_pair-BR.sch

Sheet: /L2_PAIR_Q3/

Title:

Size: A4






Date: 28 oct 2012

Rev:




KiCad E.D.A.

Id: 5/13



Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0





Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0




Two I2C interfaces which are just 2x(2x(1-bit)) ports. Intended for use with power monitoring board.





L2 PAIR - PLACED ONE ABOVE THE OTHER

N.B. TR_X0_XLB* was named
(but not connected to) TR_X1_XLA*
in V1 of the design. i.e. no changes to actual layout.
just name changed



File: l2_pair-TL.sch

Sheet: /L2_PAIR_Q1/

Title:

Size: A4






Date: 28 oct 2012

Rev:

KiCad E.D.A.



Id: 8/13

Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0




Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.





Undocumented 'reserved' 110 boot functionality used:
X0 boots from XLINKB or internal links, X1 boots via internal links or via XLINK B (i.e. identical options)



U51C
XS1_L2-QFN124



U51D
XS1_L2-QFN124



File: l20-TL.sch

Sheet: /L2_PAIR_Q1/L2_0-TL/

Title:



Size: A4

Date: 28 oct 2012

Rev:


KiCad E.D.A.

Id: 10/13



L2 PAIR – PLACED ONE ABOVE THE OTHER

N.B. TR_X0_XLB* was named
(but not connected to) TR_X1_XLA*
in V1 of the design. i.e. no changes to actual layout.
just name changed



File: l2_pair-TR.sch

Sheet: /L2_PAIR_Q2/

Title:

Size: A4






Date: 28 oct 2012

Rev:

KiCad E.D.A.

Id: 11/13

Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0



Mode pins set for PLL Multiplier of 8.33, to allow for 25MHz clk input.
X0 boots from XLINKB, X1 boots via X0 chanend 0

