


Formal Verification – The Journey from Theory towards Practice Table of contents





- The idea
- Background
- The idea re-visited
- · ...and then (1)
- ...and then (2)
- ...and then (3)
- Demonstration
- No such thing
- Completeness?

Formal Verification – The Journey from Theory towards Practice The Idea






We can apply Formal Verification to Interlocking Logic

Safety: Formal Verification of Safety Properties would improve safety

• Efficiency: Formal Verification of Safety Properties could reduce testing requirements



Railway signalling systems typically have a component called "Interlocking". Consider the passing loop below:




Some combinations of signals, points and track section occupancy are OK Some combinations of signals, points and track section occupancy are not OK



Different technologies have been used through the history of railway signalling.

- Mechanical interlocking
- Relay interlocking
- Electronic interlocking






An abstraction of an electronic interlocking is:

Reminder:

- Combinations of inputs matter
- There are stored states, so sequences of combinations of inputs matter
- There are timers, so the durations of each step in a sequence of combinations of inputs matter



Some combinations of inputs and outputs are OK Some combinations of inputs and outputs are not OK




Within Siemens, we have a specific interlocking product called "WESTRACE".

It is essentially an application-specific PLC.

It is programmed with a simplified form of

Ladder Logic.





Formal Verification – The Journey from Theory towards Practice The Idea Revisited



Now we can refine the idea:



Specific Interlocking Logic Formal Safety Rules Verification **Specific** OK / Not OK

Safety Rules define requirements which must be satisfied: e.g. Point P1 must not be moved if Track Section TAB is occupied

Formal Verification – The Journey from Theory towards Practice The Idea Revisited



An example safety rule:

Point P1 must not be moved if Track Section TAB is occupied

Point 'P1' commanded normal – "P1.NL"

Point 'P1' commanded reverse – "P1.RL"

$$(("P1. NL_0" \land "P1. RL_1") \lor ("P1. RL_0" \land "P1. NL_1")) \Rightarrow \neg ("TAB. OCC(IL)_1")$$

Point Normal to Reverse

Point Reverse to Normal

If we don't have a 'point is moving' state, then in order to model this property we need to be able to consider multiple states (0 / 'current' and 1 / 'next').

This works, but it is not enough.....

Formal Verification – The Journey from Theory towards Practice ...and Then (1)



We don't want to write the Safety Rules for every instance! We want a machine to help with that!

We need to find a machine readable way to input the specific geography

Specific Specific Geography **Interlocking Logic Formal** Generic Verification **Safety Rules** Tool Specific

OK / Not OK

Generic Safety Rules define generic requirements which must be satisfied:

e.g. A route can only be set if all conflicting routes are normal



Source:

2.1.3 Conflicting Routes

A route can only be set if all conflicting routes are normal.


'Generic' (not specific to a track plan)



Source:

2.1.3 Conflicting Routes

A route can only be set if all conflicting routes are normal.




"S10(AM)" can only be set if "S20(AM)" and "S30(AM)" are normal.




Source:

2.1.3 Conflicting Routes

A route can only be set if all conflicting routes are normal.





"S10(AM)" can only be set if "S20(AM)" and "S30(AM)" are normal.


6th April 2020




Source:

2.1.3 Conflicting Routes

A route can only be set if all conflicting routes are normal.





"S10(AM)" can only be set if "S20(AM)" and "S30(AM)" are normal.

This works, but it is not enough.....

6th April 2020

"S10(AM).U" ⇒

"S20(AM).N" ∧ "S30(AM).N"


Formal Verification – The Journey from Theory towards Practice ...and Then (2)



We have to be able to understand what it means if the computer says "No"!

There can be many counter examples!

Counter examples should present the steps from initialisation to the invalid state



Getting there, but it is still not enough.....

Formal Verification – The Journey from Theory towards Practice ...and Then (3)



We need to provide a neat package for users, not developers! **Specific** Specific **Interlocking Logic** Geography **Tool with GUI: User selects Geography User selects Logic** "Go" button **Formal** Generic Verification **Safety Rules** Tool Specific Specific


Counter Examples

OK / Not OK


Formal Verification – The Journey from Theory towards Practice Stages of tool development



Stage 1 (Swansea - original)



Stage 2 (Siemens - current)



Stage 3 (Siemens - Future)

7


- Command-line tool.
- Safety properties manually written in propositional logic for a particular track plan.

- Basic graphical front-end.
- Local windows application.
- Pre-modelled list of safety properties for particular signalling rules.
- Automatic generation of track-specific properties.

- Local front-end interfacing to external server for execution.
- Embedded into existing tools.
- Handling of verification outputs (reports, etc).


Formal Verification – The Journey from Theory towards Practice Demonstration






Formal Verification – The Journey from Theory towards Practice **Demonstration: Ladder logic and layout**





Formal Verification – The Journey from Theory towards Practice Demonstration: Selection of safety rules






Formal Verification – The Journey from Theory towards Practice Demonstration: Selection of verification method



■ SiemensLLVerifier (Prototype)	_	×
SIEMENS		
Options		1
Track Input Safety Input Method Input Clausegen Results Session Display		
Select Verification Method: Manual (Advanced) Automatic Manual (Advanced) ?		
METHOD: Manual, specify verification arguements. Select Method Type:		
Bounded Model Checking > BMC Steps: 100		
Args Preview: bmc 100		
Back	Accept	


Formal Verification – The Journey from Theory towards Practice Demonstration: Verification progress






Formal Verification – The Journey from Theory towards Practice **Demonstration: Results (1)**





Formal Verification – The Journey from Theory towards Practice **Demonstration: Results (2)**





Formal Verification – The Journey from Theory towards Practice No such thing...






...as a free lunch!

- To set up any automation requires some effort!
- This applies to automated data generation, automated testing, formal verification
- We have done this first in document form, second in machinereadable form:

This has to be repeated for each set of signalling rules! Some standards are available to help

Non-trivial effort!



Formal Verification – The Journey from Theory towards Practice Completeness?



There is a completeness problem.

We have no way to demonstrate that the set of rules is complete.

No Collisions
No Derailments



Generic Safety
Rules for
Verification

Only the review by signaling experts Review based on standards which have evolved over a long time

