{"payload":{"header_redesign_enabled":false,"results":[{"id":"116421854","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"swapnilbembde/projects_ee309","hl_trunc_description":"A six-staged pipelined RISC processor FPGA implementation","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":116421854,"name":"projects_ee309","owner_id":11981844,"owner_login":"swapnilbembde","updated_at":"2018-01-05T20:11:11.385Z","has_issues":true}},"sponsorable":false,"topics":["pipeline-processor","risc-processor","iitb-risc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aswapnilbembde%252Fprojects_ee309%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/swapnilbembde/projects_ee309/star":{"post":"vsH9UkM_ptGp7Nf018iiNVSAKnHMNEf3pShh_B5UkIxvpwUAJR9fc8AUsbshjsAVY9H51FTTTjMEsc5v_wfQ-Q"},"/swapnilbembde/projects_ee309/unstar":{"post":"Sva0QEi2b_5XnD3_uSstLlWm8iM1uOwMrc9sLG_yIXBcR0ZDDmsekohu8Lh8tTEKs7JwOLzhXd1E0UbyDo6NDg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"S7X770eWG-CfTVmQBi-xINZSrBK4IP4Be9TG9GyngdOoVjBxnsr2lMlzk09d1jIdk-w2Ac1P7cHQ5lyA986RCw"}}},"title":"Repository search results"}