8. 4-bit shift register

CODE:

```
`timescale 1ns / 1ps
module shiftreg(
  input clk,rst,sin,left,
  output reg sout
  );
reg [3:0] register;
always@(posedge clk or negedge rst)begin
  if(!rst)
     register <= 4'b0000;
  else begin
     if(left == 1) begin
       sout <= register[3];</pre>
       register <= {register[2:0],sin};</pre>
     end
     else begin
       sout <= register[0];</pre>
       register <= {sin, register[3:1]};</pre>
     end
  end
end
endmodule
//testbench
`timescale 1ns / 1ps
module tb_shiftreg;
  reg clk, rst, sin, left;
  wire sout;
  // Instantiate shift register
  shiftreg uut (
     .clk(clk),
     .rst(rst),
     .sin(sin),
     .left(left),
     .sout(sout)
  );
```

```
// Clock generation
  initial begin
    clk = 0;
    forever #5 clk = ~clk; // 10ns clock period
  end
  // Stimulus
  initial begin
    // Initialize
    rst = 0; sin = 0; left = 1; // Reset active
                         // Release reset
    #10 rst = 1;
    // Shift left
    sin = 1; #10; // insert 1
    sin = 0; #10; // insert 0
    sin = 1; #10; // insert 1
    sin = 1; #10; // insert 1
    // Change direction to right
    left = 0;
    sin = 0; #10;
    sin = 1; #10;
    sin = 0; #10;
    sin = 1; #10;
    // End simulation
    #20 $stop;
  end
endmodule
```

Simulation Result:

