




## *Opensource EDA tool installation*


*Let's start from 'chip'*





Package : QFN-48  
Quad Flat No-leads






















Foundry  
IP's


Macros


Foundry  
IP's






# MAGIC LAYOUT VIEW







RISCV SoC



Mozilla  
Firefox



Acrobat  
Reader DC



Oracle VM  
VirtualBox



## Application Software or Apps




Mozilla  
Firefox




Acrobat  
Reader DC



Oracle VM  
VirtualBox



## Application Software or Apps





Mozilla  
Firefox




Acrobat  
Reader DC



Oracle VM  
VirtualBox



**Application Software  
or Apps**






Mozilla  
Firefox



Acrobat  
Reader DC



Oracle VM  
VirtualBox



## System Software



OS

COMPILER

ASSEMBLER


## Application Software or Apps

## Hardware





Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



## System Software




OS

COMPILER


ASSEMBLER

## Application Software or Apps





Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



## System Software



OS


- Handle IO operations
- Allocate memory
- Low level system functions

## Application Software or Apps

COMPILER

ASSEMBLER

## Hardware





Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



**Application Software or Apps**

**System Software**



OS

C, C++,  
VB, Java

**COMPILER**

Instr1  
Instr2  
...  
**\*.exe file**

**ASSEMBLER**

- Handle IO operations
- Allocate memory
- Low level system functions

**Hardware**





Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



## System Software



OS

- Handle IO operations
- Allocate memory
- Low level system functions

## Application Software or Apps

C, C++,  
VB, Java

### COMPILER

Instr1  
Instr2  
...

\*.exe file

### ASSEMBLER

101000110101  
101010010010  
.....





Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



## System Software



OS

- Handle IO operations
- Allocate memory
- Low level system functions

## Application Software or Apps

C, C++,  
VB, Java

### COMPILER

Instr1  
Instr2  
...

\*.exe file

### ASSEMBLER

101000110101  
101010010010  
.....






Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



## System Software



OS

- Handle IO operations
- Allocate memory
- Low level system functions

## Application Software or Apps

C, C++,  
VB, Java


COMPILER

Instr1  
Instr2  
...

\*.exe file

ASSEMBLER


101000110101  
101010010010  
.....



## Hardware



Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



## System Software



OS

## COMPILER

C, C++,  
VB, Java

Instr1  
Instr2  
...

\*.exe file

## ASSEMBLER

101000110101  
101010010010  
.....

- Handle IO operations
- Allocate memory
- Low level system functions

## Hardware




Dout1


Dout3

Clk Out

Dout2

Dout4





## Eg. Stop Watch app

00:00:03.70



## Appli

```
#include <stdio.h>
#include <time.h> //for sleep() function

int main()
{
    int hour, minute, second;
    hour=minute=second=0;
    while(1)
    {
        //clear output screen
        system("clear");
        //print time in HH : MM : SS format
        printf("%02d : %02d : %02d ",hour,minute,second);
        //clear output buffer in gcc
        fflush(stdout);
        //increase second
        second++;
        //update hour, minute and second
        if(second==60){
            minute+=1;
            second=0;
        }
        if(minute==60){
            hour+=1;
            minute=0;
        }
        if(hour==24){
            hour=0;
            minute=0;
            second=0;
        }
        sleep(1); //wait till 1 second
    }
    return 0;
}
```

Compiler input, a 'c' function for stopwatch

## System Software



OS

## COMPILER

Instr1  
Instr2  
...


\*.exe file

- Handle IO operations
- Allocate memory
- Low level system functions

```
0000000000000001 <main>:
 1: 715d      addi    sp, s7, 8(sp)
 3: e45e      sd      s7, 8(sp)
 5: 00000bb7  lui     s7, 0x0
 9: 000b8513 mv      a0, s7
 d: e486      sd      ra, 72(sp)
 f: e0a2      sd      s0, 64(sp)
11: fc26      sd      s1, 56(sp)
13: f84a      sd      s2, 48(sp)
15: f052      sd      s4, 32(sp)
17: ec56      sd      s5, 24(sp)
19: e85a      sd      s6, 16(sp)
1b: e062      sd      s8, 0(sp)
1d: f44e      sd      s3, 40(sp)
1f: 00000b37  lui     s6, 0x0
23: 00000097  auipc  ra, 0x0
27: 000080e7  jalr   ra
2b: 4681      li      a3, 0
2d: 4601      li      a2, 0
2f: 4581      li      a1, 0
31: 000b0513  mv      a0, s6
35: 00000097  auipc  ra, 0x0
39: 000080e7  jalr   ra
3d: 0000ab7   lui     s5, 0x0
```

Compiler and assembler output,  
A RISC-V assembly language program

## Hardware



## Eg. Stop Watch app

00:00:03.70




Appli

```
#include <stdio.h>
#include <time.h> //for sleep() function

int main()
{
    int hour, minute, second;
    hour=minute=second=0;
    while(1)
    {
        //clear output screen
        system("clear");
        //print time in HH : MM : SS format
        printf("%02d : %02d : %02d ",hour,minute,second);
        //clear output buffer in gcc
        fflush(stdout);
        //increase second
        second++;
        //update hour, minute and second
        if(second==60){
            minute+=1;
            second=0;
        }
        if(minute==60){
            hour+=1;
            minute=0;
        }
        if(hour==24){
            hour=0;
            minute=0;
            second=0;
        }
        sleep(1);    //wait till 1 second
    }
    return 0;
}
```

Compiler input, a 'c' function for stopwatch

## System Software



OS

## COMPILER


Instr1  
Instr2  
...

\*.exe file

```
0000000000000001 <main>:
 1: 715d      addi    sp,
 3: e45e      sd      s7,8(sp)
 5: 00000bb7  lui     s7,0x0
 9: 000b8513 mv      a0,s7
 d: e486      sd      ra,72(sp)
 f: e0a2      sd      s0,64(sp)
11: fc26      sd      s1,56(sp)
13: f84a      sd      s2,48(sp)
15: f052      sd      s4,32(sp)
17: ec56      sd      s5,24(sp)
19: e85a      sd      s6,16(sp)
1b: e062      sd      s8,0(sp)
1d: f44e      sd      s3,40(sp)
1f: 00000b37 lui     s6,0x0
23: 00000097 auipc   ra,0x0
27: 000080e7 jalr   ra
2b: 4681      li      a3,0
2d: 4601      li      a2,0
2f: 4581      li      a1,0
31: 000b0513 mv      a0,s6
35: 00000097 auipc   ra,0x0
39: 000080e7 jalr   ra
3d: 0000ab7  lui     s5,0x0
```

Compiler and assembler output,  
A RISC-V assembly language program

## Hardware



Chip Layout

## Eg. Stop Watch app

00:00:03.70



Appli

```
#include <stdio.h>
#include <time.h> //for sleep() function

int main()
{
    int hour, minute, second;
    hour=minute=second=0;
    while(1)
    {
        //clear output screen
        system("clear");
        //print time in HH : MM : SS format
        printf("%02d : %02d : %02d ",hour,minute,second);
        //clear output buffer in gcc
        fflush(stdout);
        //increase second
        second++;
        //update hour, minute and second
        if(second==60){
            minute+=1;
            second=0;
        }
        if(minute==60){
            hour+=1;
            minute=0;
        }
        if(hour==24){
            hour=0;
            minute=0;
            second=0;
        }
        sleep(1); //wait till 1 second
    }
    return 0;
}
```

Compiler input, a 'c' function for stopwatch

System Software



Linux

OS

COMPILER

Instr1  
Instr2  
...


\*.exe file

- Handle IO operations
- Allocate memory
- Low level system functions

```
0000000000000001 <main>:
1: 715d      addi    sp, s7, -8(sp)
3: e45e      sd      s7, 8(sp)
5: 00000bb7   lui     s7, 0x0
9: 000b8513  mv      a0, s7
d: e486      sd      ra, 72(sp)
f: e0a2      sd      s0, 64(sp)
11: fc26     sd      s1, 56(sp)
13: f84a     sd      s2, 48(sp)
15: f052     sd      s4, 32(sp)
17: ec56     sd      s5, 24(sp)
19: e85a     sd      s6, 16(sp)
1b: e062     sd      s8, 0(sp)
1d: f44e     sd      s3, 40(sp)
1f: 00000b37  lui     s6, 0x0
23: 00000097  auipc  ra, 0x0
27: 000080e7  jalr   ra
2b: 4681     li      a3, 0
2d: 4601     li      a2, 0
2f: 4581     li      a1, 0
31: 000b0513  mv      a0, s6
35: 00000097  auipc  ra, 0x0
39: 000080e7  jalr   ra
3d: 0000ab7   lui     s5, 0x0
```

Compiler and assembler output,  
A RISC-V assembly language program

Hardware



```
#include <stdio.h>
#include <time.h> //for sleep() function

int main()
{
    int hour, minute, second;
    hour=minute=second=0;
    while(1)
    {
        //clear output screen
        system("clear");
        //print time in HH : MM : SS format
        printf("%02d : %02d : %02d ",hour,minute,second);
        //clear output buffer in gcc
        fflush(stdout);
        //increase second
        second++;
        //update hour, minute and second
        if(second==60){
            minute+=1;
            second=0;
        }
        if(minute==60){
            hour+=1;
            minute=0;
        }
        if(hour==24){
            hour=0;
            minute=0;
            second=0;
        }
        sleep(1);    //wait till 1 second
    }
    return 0;
}
```

Compiler input, a 'c' function for stopwatch

```
0000000000000001 <main>:
1: 715d          addi   sp,
3: e45e          sd     s7,8(sp)
5: 00000bb7      lui    s7,0x0
9: 000b8513     mv    a0,s7
d: e486          sd     ra,72(sp)
f: e0a2          sd     s0,64(sp)
11: fc26         sd     s1,56(sp)
13: f84a         sd     s2,48(sp)
15: f052         sd     s4,32(sp)
17: ec56         sd     s5,24(sp)
19: e85a         sd     s6,16(sp)
1b: e062         sd     s8,0(sp)
1d: f44e         sd     s3,40(sp)
1f: 00000b37     lui    s6,0x0
23: 00000097     auipc ra,0x0
27: 000080e7     jalr  ra
2b: 4681          li    a3,0
2d: 4601          li    a2,0
2f: 4581          li    a1,0
31: 000b0513     mv    a0,s6
35: 00000097     auipc ra,0x0
39: 000080e7     jalr  ra
3d: 0000ab7       lui    s5,0x0
```

Compiler and assembler output,  
A RISC-V assembly language program

```

#include <stdio.h>
#include <time.h> //for sleep() function

int main()
{
    int hour, minute, second;
    hour=minute=second=0;
    while(1)
    {
        //clear output screen
        system("clear");
        //print time in HH : MM : SS format
        printf("%02d : %02d : %02d ",hour,minute,second);
        //clear output buffer in gcc
        fflush(stdout);
        //increase second
        second++;
        //update hour, minute and second
        if(second==60){
            minute+=1;
            second=0;
        }
        if(minute==60){
            hour+=1;
            minute=0;
        }
        if(hour==24){
            hour=0;
            minute=0;
            second=0;
        }
        sleep(1); //wait till 1 second
    }
    return 0;
}

```


|  |   |
|--|---|
| <pre> 0000000000000001 &lt;main&gt;:     1: 715d          addi   sp,sp,-80     3: e45e          sd     s7,8(sp)     5: 00000bb7      lui    s7,0x0     9: 000b8513      mv    a0,s7     d: e486          sd     ra,72(sp)     f: e0a2          sd     s0,64(sp)    11: fc26          sd     s1,56(sp)    13: f84a          sd     s2,48(sp)    15: f052          sd     s4,32(sp)    17: ec56          sd     s5,24(sp)    19: e85a          sd     s6,16(sp)    1b: e062          sd     s8,0(sp)    1d: f44e          sd     s3,40(sp)    1f: 00000b37      lui    s6,0x0    23: 00000097      auipc ra,0x0    27: 000080e7      jalr  ra    2b: 4681          li    a3,0    2d: 4601          li    a2,0    2f: 4581          li    a1,0    31: 000b0513      mv    a0,s6    35: 00000097      auipc ra,0x0    39: 000080e7      jalr  ra    3d: 00000ab7      lui    s5,0x0    41: 000ab783      ld    a5,0(\$5) # 0 &lt;_impure_ptr&gt;    45: 4405          li    s0,1    47: 4901          li    s2,0    49: 6b88          ld    a0,16(a5)    4b: 4481          li    s1,0    4d: 4c61          li    s8,24    4f: 00000097      auipc ra,0x0    53: 000080e7      jalr  ra    57: 03c00a13      li    s4,60 </pre> | <pre> 75: 000080e7      jalr  ra 79: 86a2          mv    a3,s0 7b: 864a          mv    a2,s2 7d: 85a6          mv    a1,s1 7f: 000b0513      mv    a0,s6 83: 00000097      auipc ra,0x0 87: 000080e7      jalr  ra 8b: 000ab783      ld    a5,0(\$5) 8f: 4401          li    s0,0 91: 6b88          ld    a0,16(a5) 93: 00000097      auipc ra,0x0 97: 000080e7      jalr  ra 9b: 05498b63      beq   s3,s4,le2 &lt;.L5+0xf1&gt; 9f: 844e          mv    s0,s3 </pre> |
| <pre> 0000000000000001 &lt;.L6&gt;:     a1: fb491de3    bne   s2,s4,b6 &lt;.L4+0x3&gt;     a5: 2485          addiw s1,s1,1     a7: 4901          li    s2,0     a9: 4505          li    a0,1     ab: 0014099b      addiw s3,s0,1     af: fb849be3    bne   s1,s8,ca &lt;.L4+0x17&gt; </pre>  | <pre> bne   s2,s4,b6 &lt;.L4+0x3&gt; addiw s1,s1,1 li    s2,0 li    a0,1 addiw s3,s0,1 bne   s1,s8,ca &lt;.L4+0x17&gt; </pre>   |
| <pre> 0000000000000001 &lt;.L4&gt;:     b3: 4505          li    a0,1     b5: 00000097      auipc ra,0x0     b9: 000080e7      jalr  ra     bd: 000b8513      mv    a0,s7     c1: 00000097      auipc ra,0x0     c5: 000080e7      jalr  ra     c9: 4681          li    a3,0     cb: 4601          li    a2,0     cd: 4581          li    a1,0     cf: 000b0513      mv    a0,s6     d3: 00000097      auipc ra,0x0     d7: 000080e7      jalr  ra     db: 000ab783      ld    a5,0(\$5)     df: 4405          li    s0,1     e1: 4901          li    s2,0     e3: 6b88          ld    a0,16(a5)     e5: 4481          li    s1,0     e7: 00000097      auipc ra,0x0     eb: 000080e7      jalr  ra     ef: b7b5          j    b6 &lt;.L4+0x3&gt; </pre>  | <pre> li    a0,1 auipc ra,0x0 jalr  ra mv    a0,s7 auipc ra,0x0 jalr  ra li    a3,0 li    a2,0 li    a1,0 mv    a0,s6 auipc ra,0x0 jalr  ra ld    a5,0(\$5) li    s0,1 li    s2,0 ld    a0,16(a5) li    s1,0 auipc ra,0x0 jalr  ra ld    a5,0(\$5) li    s0,1 li    s2,0 </pre>   |
| <pre> 0000000000000001 &lt;.L5&gt;:     f1: 2905          addiw s2,s2,1     f3: b77d          j    142 &lt;.L5+0x51&gt;     ... </pre>   | <pre> addiw s2,s2,1 j    142 &lt;.L5+0x51&gt; ...</pre>   |

Compiler input, a 'c' function for stopwatch

Compiler and assembler output,  
A RISC-V assembly language program



Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



## Application Software or Apps

## System Software



OS

C, C++, VB, Java

COMPILER

Instr1  
Instr2  
...

\*.exe file

ASSEMBLER

Abstract interface

101000110101  
101010010010  
.....



## Hardware



Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



**Application Software or Apps**

**System Software**



OS

C, C++, VB, Java

**COMPILER**

Instr1  
Instr2  
...  
\*.exe file

**ASSEMBLER**

Abstract interface  
Instruction Set Architecture


101000110101  
101010010010  
.....

**Hardware**





Mozilla Firefox



Acrobat Reader DC



Oracle VM VirtualBox



**Application Software or Apps**

**System Software**



OS

C, C++, VB, Java

**COMPILER**

Instr1  
Instr2  
...  
\*.exe file



**ASSEMBLER**



Abstract interface  
Instruction Set Architecture  
OR  
'architecture' of computer


01000110101  
01010010010  
.....



**Hardware**
















For eg.

00000000011001010000001100110011


Understands only 1's and 0's








For eg.      add x6, x10, x6  
 00000000011001010000001100110011

Understands only 1's and 0's










RTL snippet of hardware which understands instructions like 'add x6, x10, x6'

```
module picorv32 #(
    parameter [0:0] ENABLE_COUNTERS = 1,
    parameter [0:0] ENABLE_COUNTERS64 = 1,
    parameter [0:0] ENABLE_REGS = 1,
    parameter [0:0] ENABLE_REGS_D = 1,
    parameter [0:0] LATCHED_MEM = 1,
    parameter [0:0] TWO_STAGE_SH = 1,
    parameter [0:0] BARREL_SHIFT = 1,
    parameter [0:0] TWO_CYCLE_CON = 1,
    parameter [0:0] TWO_CYCLE_ALU = 1,
    parameter [0:0] COMPRESSED_IS = 1,
    parameter [0:0] CATCH_MISALIG = 1
);
    always @(posedge clk) begin
        is_lui_auipc_jal <= |{instr_lui, instr_auipc, instr_jal};
        is_lui_auipc_jal_jalr_addi_addr_sub <= |{instr_lui, instr_auipc, instr_jal, instr_jalr, instr_addi, instr_sub};
        is_slti_blt_slt <= |{instr_slti, instr_blt, instr_slt};
        is_sltiu_bitu_sltu <= |{instr_sltiu, instr_bitu, instr_sltu};
        is_lbu_lhu_lw <= |{instr_lbu, instr_lhu, instr_lw};
        is_compare <= |{is_beq_bne_blt_bge_bitu_bgeu, instr_slti, instr_slt, instr_sltiu, instr_sltu};
        if (mem_do_rinst && mem_done) begin
            instr_lui <= mem_rdata_latched[6:0] == 7'b0110111;
            instr_auipc <= mem_rdata_latched[6:0] == 7'b0010111;
            instr_jal <= mem_rdata_latched[6:0] == 7'b1010111;
            instr_jalr <= mem_rdata_latched[6:0] == 7'b1100111 && mem_rdata_latched[14:12] == 3'b000;
            instr_retireq <= mem_rdata_latched[6:0] == 7'b0001011 && mem_rdata_latched[31:25] == 7'b0000010 && ENABLE_IRQ;
            instr_waitireq <= mem_rdata_latched[6:0] == 7'b0001011 && mem_rdata_latched[31:25] == 7'b0000100 && ENABLE_IRQ;
        end
    end
endmodule
```














RISCV SoC











```
module spi(RST, SCK, SDI, CSB, SDO, sdo_enb,
          xtal_ena, reg_ena, pll_vco_ena, pll_cp_ena, pll_bias_ena,
          pll_trim, pll_bypass, irq, reset, trap,
          mfgr_id, prod_id, mask_rev_in, mask_rev);

    input RST;
    input SCK;
    input SDI;
    input CSB;
    output SDO;
    output sdo_enb;
    output xtal_ena;
    output reg_ena;
    output pll_vco_ena;
    output pll_cp_ena;
    output pll_bias_ena;
    output [3:0] pll_trim;
    output pll_bypass;
    output irq;
    output reset;
    input trap;
    input [3:0] mask_rev_in;      // metal programmed
    output [11:0] mfgr_id;
    output [7:0] prod_id;
    output [3:0] mask_rev;

    reg xtal_ena;
    reg reg_ena;
    reg [3:0] pll_trim;
    reg pll_vco_ena;
    reg pll_cp_ena;
    reg pll_bias_ena;
```

0]  
0]  
0]  
et  
ss  
rq  
0



```

module spi(RST, SCK, SDI, CSB, SDO, sdo_enb,
          xtal_ena, reg_ena, pll_vco_ena, pll_cp_ena, pll_bias_ena,
          pll_trim, pll_byp, mfgr_id, prod_id, iaddr, idata, wrstb);
  input RST;
  input SCK;
  input SDI;
  input CSB;
  output SDO;
  output sdo_enb;
  output xtal_ena;
  output reg_ena;
  output pll_vco_ena;
  output pll_cp_ena;
  output pll_bias_ena;
  output [3:0] pll_trim;
  output pll_bypass;
  output irq;
  output reset;
  input trap;
  input [3:0] mask_rev_i;
  output [11:0] mfgr_id;
  output [7:0] prod_id;
  output [3:0] mask_rev_o;

  reg xtal_ena;
  reg reg_ena;
  reg [3:0] pll_trim;
  reg pll_vco_ena;
  reg pll_cp_ena;
  reg pll_bias_ena;

  assign odata =
    (iaddr == 8'h00) ? 8'h00 :      // SPI status (fixed)
    (iaddr == 8'h01) ? {mask_rev, mfgr_id[11:8]} : // Mask rev (metal programmed)
    (iaddr == 8'h02) ? mfgr_id[7:0] :           // Manufacturer ID (fixed)
    (iaddr == 8'h03) ? prod_id :             // Product ID (fixed)
    (iaddr == 8'h04) ? {xtal_ena, reg_ena, pll_vco_ena, pll_cp_ena, pll_trim} :
    (iaddr == 8'h05) ? {7'b0000000, pll_bypass} :
    (iaddr == 8'h06) ? {7'b0000000, irq} :
    (iaddr == 8'h07) ? {7'b0000000, reset} :
    (iaddr == 8'h08) ? {7'b0000000, trap} :
                      8'h00;           // Default


  // Register mapping and I/O to slave module


  always @(posedge SCK or posedge RST) begin
    if (RST == 1'b1) begin
      pll_trim <= 4'b0000;
      xtal_ena <= 1'b1;
      reg_ena <= 1'b1;
      pll_vco_ena <= 1'b1;
      pll_cp_ena <= 1'b1;
      pll_bias_ena <= 1'b1;
      pll_bypass <= 1'b0;
      irq <= 1'b0;
      reset <= 1'b0;
    end else if (wrstb == 1'b1) begin
      case (iaddr)
        8'h04: begin
          pll_trim    <= idata[7:4];
          pll_cp_ena <= idata[3];
          pll_vco_ena <= idata[2];
          reg_ena     <= idata[1];
          xtal_ena    <= idata[0];
        end
      end
    end
  end
endmodule


```


```
module spi(RST, SCK, SDI, CSB, SDO, sdo_enb,
          xtal_ena, reg_ena, nll_vco_ena, nll_cn_ena, pll_bias_ena,
          pll_trim, pll_byp, assign odata =
          mfgr_id, prod_id,           (iaddr == 8'h00) ? 8'h00 :      // SPI status (fixed)
          input RST;                  (iaddr == 8'h01) ? {mask_rev, mfgr_id[11:8]} : // Mask rev (metal programmed)
          (iaddr == 8'h02) ? {far_id[7:0] : // Manufacturer ID (fixed)
```

# Yosys Open Synthesis Suite















# Graywolf






## Qrouter






**Data Arrival Time**  
**- Data Required Time**  
 $\text{SLACK}_{(\text{should be } +\text{ve or } '0')}$




Specifications:  
Clock Frequency ( $F$ ) =  $1\text{GHz}$   
Clock Period ( $T$ ) =  $1/F = 1/1\text{GHz} = 1\text{ns}$



# OpenSTA/Opentimer




**Data Arrival Time**  
- **Data Required Time**  
-----  
**SLACK**(should be +ve or '0')



Specifications:  
Clock Frequency ( $F$ ) = 1GHz  
Clock Period ( $T$ ) =  $1/F = 1/1\text{GHz} = 1\text{ns}$




# MAGIC - Layout Viewer




ngSPICE

# Pre-layout spice simulation



# Post-layout spice simulation



# Opensource EDA tool list to be used for this workshop

## List of Tools:

- Yosys - RTL Synthesis
- blifFanout - High fanout net (HFN) synthesis
- graywolf – Placement
- qrouter - Detailed routing
- Magic - VLSI Layout tool
- Netgen – LVS
- OpenTimer and OpenSTA - Static timing analysis tool

## Opensource EDA tool list to be used for this workshop

**Exercise 1: Type below 2 commands in Linux Shell**


```
sudo apt-get install python3-tk
```

```
sudo apt install ngspice
```

## *Physical Design Overview*

```
module spi(RST, SCK, SDI, CSB, SDO, sdo_enb,
          xtal_ena, reg_ena, nll_vco_ena, nll_cn_ena, pll_bias_ena,
          pll_trim, pll_byp, assign odata =
          mfgr_id, prod_id,           (iaddr == 8'h00) ? 8'h00 :      // SPI status (fixed)
          input RST;                  (iaddr == 8'h01) ? {mask_rev, mfgr_id[11:8]} : // Mask rev (metal programmed)
          (iaddr == 8'h02) ? {far_id[7:0] : // Manufacturer ID (fixed)
```

# Yosys Open Synthesis Suite




## *Exercise 2: Download, copy and run*

git clone [https://github.com/kunalg123/raven\\_spi\\_hierarchical\\_physical\\_design](https://github.com/kunalg123/raven_spi_hierarchical_physical_design)

# Demo

```
mkdir source synthesis layout
```

```
cp /home/kunalg/Desktop/work/training/IITG/day1/block_pnr/source/*.v source/.  
qflow gui &
```



User: kunalg

Project: block\_pnr\_v2

/home/kunalg/Desktop/work/training/IITG/day1/block\_pnr\_v2

**Checklist****Preparation**

|            |            |          |
|------------|------------|----------|
| (not done) | <b>Run</b> | Settings |
|------------|------------|----------|

**Synthesis**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Placement**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Static Timing Analysis**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Routing**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Post-Route STA**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Migration**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**DRC**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**LVS**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**GDS**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Cleanup**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

Reading source file to verify module name.

Status: No project\_vars.sh file created.

Status set to "prep"

**Synthesis Preparation**

Technology: osu018

Verilog source file: raven\_spi.v

Verilog module: raven\_spi

*After every synthesis step:***Set stop****Clear stop****Quit****Help****Edit Layout**

User: kunalg

Project: block\_pnr\_v2

/home/kunalg/Desktop/work/training/IITG/day1/block\_pnr\_v2

**Checklist****Preparation**

|  |      |     |          |
|--|------|-----|----------|
|  | Okay | Run | Settings |
|--|------|-----|----------|

**Synthesis**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Placement**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Static Timing Analysis**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Routing**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Post-Route STA**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Migration**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**DRC**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**LVS**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**GDS**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Cleanup**

|            |     |          |
|------------|-----|----------|
| (not done) | Run | Settings |
|------------|-----|----------|

**Synthesis Settings**Stop flow after synthesis: 

Uncomment lines in this file and source the file to run the flow.  
qflow exited with status 0

Current qflow status: Next project action is synth

Quit

Help

Edit Layout

<https://www.vlsisystemdesign.com/>

1 Slave.v

User: kunalg

Project: block\_pnr\_v2

/home/kunalg/Desktop/work/training/IITG/day1/block\_pnr\_v2

**Checklist****Preparation**

Okay

Run

Settings

**Synthesis**

Okay

Run

Settings

**Placement**

(not done)

Run

Settings

**Static Timing Analysis**

(not done)

Run

Settings

**Routing**

(not done)

Run

Settings

**Post-Route STA**

(not done)

Run

Settings

**Migration**

(not done)

Run

Settings

**DRC**

(not done)

Run

Settings

**LVS**

(not done)

Run

Settings

**GDS**

(not done)

Run

Settings

**Cleanup**

(not done)

Run

Settings

**Placement Settings**

Initial density: 1.0

Aspect ratio: 1.0

Create power stripes: 

Stripe width: 2.0

Stripe pitch: 50.0

Add extra space for power stripes: 

Arrange Pins

Placement graphic view: Stop flow after placement success: 

Done.

qflow exited with status 0

Current qflow status: Next project action is place

Quit

Help

Edit Layout

<https://www.vlsisystemdesign.com/>

```
module raven_spi (RST, SCK, SDI, CSB, trap, mask_rev_in, SDO, sdo_enb, xtal_ena, reg_ena, pll_vco_ena, pll_cp_ena, pll_bias_ena, pll_trim, pll_bypass, irq, re
set, mfgr_id, prod_id, mask_rev);

input RST;
input SCK;
input SDI;
input CSB;
input trap;
output SDO;
output sdo_enb;
output xtal_ena;
output reg_ena;
output pll_vco_ena;
output pll_cp_ena;
output pll_bias_ena;
output pll_bypass;
output irq;
output reset;
input [3:0] mask_rev_in;
output [3:0] pll_trim;
output [11:0] mfgr_id;
output [7:0] prod_id;
output [3:0] mask_rev;

wire vdd = 1'b1;
wire gnd = 1'b0;

CLKBUF1 CLKBUF1_1 (.A(SCK), .Y(SCK_bF_buf5) );
CLKBUF1 CLKBUF1_2 (.A(SCK), .Y(SCK_bF_buf4) );
CLKBUF1 CLKBUF1_3 (.A(SCK), .Y(SCK_bF_buf3) );
CLKBUF1 CLKBUF1_4 (.A(SCK), .Y(SCK_bF_buf2) );
CLKBUF1 CLKBUF1_5 (.A(SCK), .Y(SCK_bF_buf1) );
CLKBUF1 CLKBUF1_6 (.A(SCK), .Y(SCK_bF_buf0) );
BUFX4 BUFX4_1 (.A(U1_state_0), .Y(U1_state_0_bF_buf3) );
BUFX4 BUFX4_2 (.A(U1_state_0), .Y(U1_state_0_bF_buf2) );
BUFX4 BUFX4_3 (.A(U1_state_0), .Y(U1_state_0_bF_buf1) );
BUFX4 BUFX4_4 (.A(U1_state_0), .Y(U1_state_0_bF_buf0) );
BUFX4 BUFX4_5 (.A(_213_), .Y(_213_bF_buf5) );
BUFX4 BUFX4_6 (.A(_213_), .Y(_213_bF_buf4) );
BUFX4 BUFX4_7 (.A(_213_), .Y(_213_bF_buf3) );
BUFX4 BUFX4_8 (.A(_213_), .Y(_213_bF_buf2) );
BUFX4 BUFX4_9 (.A(_213_), .Y(_213_bF_buf1) );
BUFX4 BUFX4_10 (.A(_213_), .Y(_213_bF_buf0) );
BUFX4 BUFX4_11 (.A(U1_state_2), .Y(U1_state_2_bF_buf3) );
"synthesis/raven_spi.rtlnopwr.v" 414L, 25029C
```