LAB REPORT-6

NAME:SWARUP PADHI

ROLL:20CS30062


BATCH:5


Part-1

AIM:

- Verify the truth table of half adder and full adder by using XOR and NAND gates respectively.
- Analyse the working of half adder and full adder circuit with the help of LEDs.

Theory and equations(half adder and full adder circuit)







Half Adder is used in computers, calculators, devices used for digital measuring etc. Full Adder is used in digital processors, multiple bit addition, etc. Full Adder Implementation haling Half Adders The implementation of a FA can be done through two half-adders which are connected logically. S = (A @ B) @ Gin Cout = AB+ Cin (ADB). CAH Fig6: Logic digram adders + ORGATE OF FA Waing HAand Cont OR gate Full Adders using NAND gates ABB

ABBOTILOgic diagram of FA wring NAND gates


Simulations(Half Adder)




Truth table verification



Simulations(Full Adder)



Truth table verification



Discussions and Conclusion


- Half adders and Full adders can also be implemented using NAND and NOR gates. The Karnaugh maps help us in reducing the expressions further and we can build a half adder using just 5 NOR gates, and full adder using 9 NOR gates. Half adder can also be constructed using 5 NAND gates and full adder can be constructed using 9 NAND gates.
- Same gates are preferred as transistors, MOSFET's are not ideal and it ensures similar delays and same value of other attributes which help us in analysing circuit better.
- We can add n-bit binary numbers by cascading the full adder circuit one after the other,i.e,using half adder for the least significant bit and full adder for subsequent bits.
- A full adder can be expressed in terms of a half adder circuit using two half adders and a or gate. They form basis of ALU of our computers that we use everyday.

Part-2

AIM:

- To analyse the truth table and working of 1x4 De-Multiplexer by using 3-input NAND and 1-input NOT logic gate ICs
- To analyse the truth table and working of 4x1
 Multiplexer by using 3-input AND, 3-input OR, and
 1-input NOT logic gate ICs.

Theory and Equations(Multiplexer and Demultiplexer)








Fig 5: Touth table for 1:4 DEMUX 0 0 Demultiplexer circuit also plays a major role in the communication system as sometimes parallel data secuption is required Both MUX and DEMUX are combinational logic circusts used in communication system but their operation is exactly severse of each other as one operates on multiple inputs and others on a single input A communication system requires both multiplexer and. demultiplexes due to its bi-directional nature but the operation of the two are exactly opposite to each other. The presence of control signals plays a crucial role in working of Mux and DEMUX. 4-types of multiplexers and demultiplexers are · 2×1 mux (1 select line) · 1×2 de-mux (1 select line) · 4x1 mux (2 select lines) · 1×4 de-mux (2 select lines ·8 +1 mux (3 select lines) · 1x8 de-mux (3 select line · 16 × 1 mux (4 select lines) · 1×16 de-mux (4 select line)

Simulation(4:1 Multiplexer)



Simulation(1:4 Demultiplexer)



Discussions and Conclusion

- Multiplexers are used to encode a set of input signals. It performs parallel to serial conversion and are thus known as data selectors.
- Demultiplexers perform the reverse operation, by decoding an input signal. They behave as a data distributor and perform serial to parallel conversion
- Mux helps in increasing transfer of data at a particular time over a network thereby reducing wire usage and complexity fo circuit as we can select which line to choose.
- De-Mux helps in effectively distributing the original signals from a single input.

PART-3

AIM:


- Latches and Construction of SR NOR gate latch.
- Verify the truth table of one bit and two bit comparator using logic gates.

Theory and equations(SR NOR GATE LATCH)


Latch

I Latch is a storage device that holds the data using the feedback lane. It is an edge-sensitive device which means it is trigerored by a change of input state, and is useful for designing asynchronous sequential circuit. A latch is also know as a bit bi-stable multi vibrator. Latch circuits are important for creation of memory devices. The function is to hold the value created by the input signal to that device until some other value changes it. The different type of latches are:

- · SR latch
- · Crated SR latch
- · Dlatch
- · Grated D latch
- · JK Latch
- · Tlatch



Simulations(SR NOR LATCH) and Truth table verification with timing diagram



Discussions and Conclusion


- When R and S are both zero, the two outputs are complementary to one another and are maintaine at a constant state. By using one output as the input of another NOR gate, we achieve the condition that the two outputs are complementary to one another. Both R =1and S=1 is inavlid input as then both outputs will be 0 and therefore the relation Q=Q bar cannot be held true.
- They have memory retaining capacity due to which they can withstand fluctuations after being set until a signal is passed and it used to store memory of bits

PART-4


AIM:

- To analyse the truth table of 1-bit comparator by using NOT, AND and NOR logic gate ICs
- To analyse 2-bit comparator by using 1-input NOT, 3-input AND, 2-input
 - AND, 3-input OR and 2-input Ex-NOR logic gate ICs
- To understand the working of 1-bit comparator and 2- bit comparator with the help of LEDs display.


Theory and equations(1-bit and 2-bit comparator)




2-Bit Magn	itude cor	nparator									
2-Bit Magnitude comparator Touth table											
AI AO	BI	BO	A>B	A < B	A=B						
0 0	0	0	0	0	4						
0 0	0	1	0	111	0						
0 0	1	0	120.	1	0						
0 0	1	1	0	1	0						
0 1	_ \ 0	0	1	0	0						
0 1	- 0	1.	0	- '	0						
0	1	1 0	0	1	0						
0	1	1 1	1		0						
1	0	0 0		7							
1	0	0 1			0 1						
1	0	_			1 0						
1	0			,	0 0						
1	1		0		0 0						
1	1	0	1 0		0 0						
1	1	1		0	0 1						
1_	1	1/	1		+						
4 variables: (AO, AI, BO, B1) Fig 4: Touth Table of 2-Bit Comparators											
in a k-maps											
using ATE											




Simulation(1-bit comparator circuit with ic's and led)



Verification of truth table of 1-bit comparator



Simulation(2-bit comparator circuit with ic's and led)




Truth table of 2-bit comparator

TRUTH TABLE

Serial No.	A ₁	A ₀	B ₁	B ₀	A≻B	A≺B	A=B
1	0	0	0	0	0	0	1
2	0	0	0	1	0	1	0
3	0	0	1	0	0	1	0
4	0	0	1	1	0	1	0
5	0	1	0	0	1	0	0
6	0	1	0	1	0	0	1
7	0	1	1	0	0	1	0
8	0	1	1	1	0	1	0
9	1	0	0	0	1	0	0
10	1	0	0	1	1	0	0
11	1	0	1	0	0	0	1
12	1	0	1	1	0	1	0
13	1	1	0	0	1	0	0
14	1	1	0	1	1	0	0
15	1	1	1	0	1	0	0
16	1	1	1	1	0	0	1

Verification of truth table of 2-bit comparator



Discussions and Conclusion

- We can perform multiple bit comparison in this way by comparing bit by bit from most significant bit (msb) to least significant bit (lsb).
- We can use K-map to derive boolean expression for n-bit comparator from truth table.
- Comparators are widely used for the following:
 In biometric applications or verifying passwords
 In control applications, where physical variables like temperature, potential, position, etc are compared with respect to a reference value and represented by binary numbers.