

CSE590- Computer Architecture

PROJECT 1 : REPORT

DESIGN OF AN 8-BIT NON-PIPELINED PROCESSOR

Group Members:

Swati Sajee Kumar : (50289560)

Venugopal Shah : (50291126)

ABSTRACT:

Designed an 8-bit microprocessor using Verilog HDL by using Structural Verilog modelling. The individual components were designed using behavioral modelling.

INPUT GIVEN:


Table 1: The Instruction and Instruction format used

Instruction	Instruction Type	7	6	5	4	3	2	1	0
<i>load</i>	I	0	0	0	1	0	0	0	0
<i>store</i>	I	0	0	1	1	0	0	0	1
<i>add</i>	R	0	1	0	1	0	0	1	0
<i>addi</i>	I	0	1	1	1	0	0	1	1
<i>sub</i>	R	1	0	0	0	1	1	0	0
<i>jump</i>	J	1	0	1	1	0	1	0	1

Table 2: Control Unit Signals for given instructions


Instruction	RegDst	MemtoReg	ALUOp	jump	MemRead	MemWrite	ALUSrc	RegWrite
<i>load</i>	0	1	0	0	1	0	1	1
<i>store</i>	0	0	0	0	0	1	1	0
<i>add</i>	1	0	0	0	0	0	0	1
<i>addi</i>	0	0	0	0	0	0	1	1
<i>sub</i>	1	0	1	0	0	0	0	1
<i>jump</i>	0	0	0	1	0	0	0	0

Block Diagram- Overall View:



Block Diagrams of Individual Components:

1. Program Counter




Inputs : clock,jump,pc_in[7:0]

Output:pc_out[7:0]

Working: In default program Counter increments the instruction address by 1. Except when “jump” is set high , the program counter jumps to the offset value following the opcode. Which is instr [4:0].

2. Instruction Memory




Inputs : clock, address[7:0]

Output: instr[7:0]

Working: Instruction memory gets the input address of the instruction from program counter. It breaks the code as R type, I type or J type. However here we are just passing the whole instr[7:0] to next module.

3. Mux 1




Inputs : RegDst, instr[7:0]

Output: WriteReg

Working: Since we just have two register R0, R1. This step can be skipped as well. We get the register destination from the instruction's 4th bit that is instr[4]. We input instruction[7:0] then extract instr[3] and instr[4] giving condition that is RegDst is 0 to extract instr[3] else if RegDst is 1 to extract instr[4] (this is used for R type instruction format). Also the RegDst is a control signal obtained from control unit.

4. Register File




Inputs : RegWrite , WriteData[7:0], WriteReg, clock, instr[7:0]

Output: ReadData1[7:0], ReadData2[7:0]

Working: We have two registers R0 and R1 storing 8 bits of data. We input the instruction[7:0] and then store the instr[3] as ReadReg1 and instr[4] as ReadReg2. When RegWrite is set to 1, we use it for “store” command, where data needs to be written to the memory.

5. Sign Extend




Inputs : instr[4:0]

Output: extend_to_8 [7:0]

Working: This module is used for *load*, *store* and *addi* instructions. Since they have I type instruction format. The last 5 bits of the instruction format is extended to 8 bit by adding three zeros in front of it.

6. Mux 2




Inputs : RegData2[7:0], extend_to_8[7:0], ALUSrc

Output: mux_2_alu[7:0]

Working: This module is used as a deciding factor whether it is an addi or add instruction. This can be decided on the basis of ALUSrc. If ALUSrc is set to 1, mux takes extend_to_8 as input, else it takes ReadData2[7:0] given from Register file as input to ALU.

7. ALU




Inputs : a[7:0], b[7:0], ALUOp

Output: ALUout[7:0]

Working: The input a is array we obtained from ReadData1 from register file, the input b is the array we obtained from mux-2. ALUOp decides whether we need to use an “add” operand or “subtract”. (Note: For jump, load, store, add, addi we need to add the two input values).

8. Data Memory




Inputs : MemRead, MemWrite, WriteData[7:0],address[7:0],clock

Output: ReadData[7:0]

Working: Since we just have two register R0,R1. This step can be skipped as well. We get the register destination from the instruction's 4th bit that is instr[4]. We input instruction[7:0] then extract instr[3] and instr[4] giving condition that is RegDst is 0 to extract instr[3] else if RegDst is 1 to extract instr[4] (this is used for R type instruction format). Also the RegDst is a control signal obtained from control unit.

9. Mux 3



Inputs : ALUout,ReadData[7:0],MemtoReg

Output: WriteDataReg[7:0]

Working: This mux is used to write data value to memory in register file. It is controlled using control signal “MemtoReg” , if MemtoReg is set as zero , mux selects ALUout as input, else it selects ReadData[7:0] (from data memory) as input.


10. Data Path

Inputs : ALUOp, ALUSrc, MemRead,MemWrite,MemtoReg,RegDst, RegWrite,jump

Output: instr[7:0]

Working: Data path is not a physical module, but it connects all the above modules. That is it looks after the data flow of the program. The inputs of data path are the outputs of control unit, more about control unit is explained below.

11. Control Unit



Inputs : instr[7:0]

Output : ALUOp, ALUSrc, MemRead,MemWrite,MemtoReg,RegDst, RegWrite,jump

Working: Control unit is used as a select signal for all the modules mentioned above. The individual working of the signals has been explained in above modules. The output of data path which is instruction is given as input to control unit. And the outputs from control unit is wired to input of modules by using another module – top level module, where we instantiate both data path and control unit.

SIMULATION RESULTS:

1. *add*




Fig1.1 : Output for ALU

- The add instruction is **8'b01010010**
- Reg0 is storing value 0 (instruction[3])
- Reg1 is storing value 1 (instruction[4])
- The output is ALUout = 8'b00000001

Objects		
Name	Value	Data ...
instr[...	52	Array
jump	0	Logic
RegDst	1	Logic
Reg...	1	Logic
ALUSrc	0	Logic
Memt...	0	Logic
Mem...	0	Logic
Mem...	0	Logic
ALUOp	0	Logic

Fig1.2 Control Unit Output

- Only RegDst and RegRead are set at 1
- When ALUOp is 0 we do add , else subtract




Fig 1.3: Program Counter

- Program Counter increments the address by 1, after completion of instruction
- Here it goes from 52 to 53. (Since input instruction in decimal is 52)




Fig. 1.4 Register File

- Register file stores the instruction [3] data and instruction [4] data, which is 0 and 1 respectively (On the basis of the Instruction [7:0])

2. sub




Fig. 2.1: ALU output for subtraction

- The Instruction for sub is **8'b10001100**
- Reg0 is storing value 0 (instruction[3])
- Reg1 is storing value 1 (instruction[4])
- The output is ALUout = 8'b00000001




Fig. 2.2 Control Unit Signals

- The ALUOp (last) is set to 1 in case of subtraction only.

3. store




Fig. 3.1 : Input and outputs for mux_2

- The instruction for store is 8'b00110001
- The ALUSrc is set 1
- Also it passes through the signed extend module and stores the value 8'b00010001
- The output of the mux is same as signed extended output




Fig. 3.2 Input and Outputs of register file

- Notice the value stored in WriteData (register) is 8'b00010001

4. *addi*




Fig. 4.1 ALU output

- The instruction given for *addi* is **8'01110011**
- “a” has the value from the register
- “b” has the value from mux, which points to immediate value
- The summation of both (a and b) is shown as decimal number 85




Fig. 4.2 Mux-2

- When ALUSrc (Control signal) is set high, mux selects sign extended value as input for ALU




Fig. 4.3 Sign Extend for addi

- We take the first five bits of the instruction [4:0] as input to sign extend and add three zeros in front to make it a eight bit instruction.

5. jump




Fig. 5.1: Control Unit signals

- The instruction for jump is **8'b10110101**
- The "jump" control line is set high




Fig. 5.2: Program Counter for jump

- The Program counter now points to the last five bits of instruction [4:0] which is [0001010111].

6. load




Fig . 6.1: Mux-2 Output and inputs

- Instruction for load used is 8'b00010000
- ALUSrc is set as high by control unit , since its an immediate transfer of value




Fig 6.2 : data memory output and inputs

- The register value to which we need to load the data is given as don't care
- The data to be written is given via WriteData , which is output of extended signed module.




Fig 6.3 : Register file output and inputs

- The Memory written to register is don't care, which is partially incorrect though.

CONTRIBUTIONS:

1. Venugopal Shah : Studied the detail flow of data and usage of control signals in 8 bit microprocessor. Also worked on the logic for the microprocessor. Specific modules worked were : instruction_memory, program_counter and contributed in other modules as well.
2. Swati Sajee Kumar : Studied the detail flow of data and control flow in 8-bits microprocessor. Worked on the logic as well as various modules such as register file, mux, data memory, datapath, control unit .

Together we developed the logic and performed the simulation to obtain the outputs enclosed in the report above.