	The second of th	
	Camlin Page	
	OPEN ENDED EXPERIMENT	
	EXPERIMENT No.: 8	
	Ain: To let up a transitor series regulator.	
	Equipment: Hutticin Roftware, variable Rupply, resistor, bransistor, zeur voltage, avvient.	
9	The state of the s	
	Throng: The output voltage of a practical power supply changes with load current, guerally dropping as load current increases. The power Supply specifications include a full load current rating, which is the maximum current that can be	
	Orawn from the Supply.	
	The forminal voltage when full load current is drawn es called the full load voltage (VFL). The no load voltage (VNL) is the turninal voltage when zero coverent is drawn from the	
	Supply, that is the open circuit tominal voltage.	
	Les output voltage changes with load wariations. 4 a power supply does has poor regulations it porces high	
1. 3,0	power supply does has poor regulations it possess high internal Tupedance. A limple emitter follower sugulator. At is also called as series regulators line the control element is in sories with the load. It is also called as the pass	
and a first	is in lovies with the load. It is also called as the pass transistor because it conducts or passess all the load current through the regulator. It is usually a power transistor. The zener provides the voltage reference, and lase to entitle,	

		Camlin Page
	Udtage to the transistor is the control The value of Rs current must be suffice Zenes in its reverse breakdown re	ently small, to beep tere
A 14 141	Writing Kirchoff's voltage law to out Vo +VBE - Vz = 0 is, VBE = Vz - Vo.	put circuit.
1	Circuit Diagram of Series Regul Variable Supply E150-2	ator8 0.50mA
	0.15V -7VVV 0.20V 5.60V 400 Y 0 W	V0.10V ₹ RL
	Al V2 is perfectly constant, the above all times, and any change in Vo VBE, in order to maintain equality	Equation is valid at must cause change in
	When current demand is increase tends to decrease. This will increase	d by devealing Re, V

				Camlin Page		
	The forward bias of the transister thousy increasing lever conduction. Thus, the output current is increased been TLRL a constant. The reverse process occurs whis increased. Thus, the above circuit been the output voltage constant even if the load varies wishly.					
	Boadw	l?				
	Draw the same circuit on the breadboard OR multisim as shown in figure above. Keep the input voltage constant at Vining ie. 10V.					
3.	Vorythe boad resistance.					
4.)	Draw the DIOt between IL and Vo.					
)		Observation:				
	SrNo.	Vσ	TL			
	1. 2. 3.	1.3 V 566 mV 677mV	15 AMP 5 AMP 7 AMP			
.	Conclude	n & From the that we bo and Vo Rela	ve eventua	ment we can eventually ly conclude that we have b		





