

#### **DSD HW1**

Speaker: Alex


Date: 2025/03/06



#### **Problem 1: 8-bit Arithmetic Logic Unit**

#### Implement 8-bit ALU with following functions

Control	Description←	Function←
Signal(ctrl)←		
0000€	$Add(signed) \leftarrow$	out = $x + y \leftarrow$
0001←	Sub(signed)←	out = $x - y \leftarrow$
0010←	Bitwise And←	out = $\underline{\text{and}}(x, y) \leftarrow$
0011₽	Bitwise Or <sup>∟</sup>	$out = \underline{or}(x, y) \vdash$
0100←	Bitwise Not←	$out = not(x) \leftarrow$
0101←	Bitwise Xor←	out = $xor(x, y)$
0110←	Bitwise Nor⊍	$out = \underline{nor}(x, y) \leftarrow$
0111←	Shift left logical variable	out = $y \ll \underline{x}[2:0] \leftarrow$
1000←	Shift right logical variable	out = $y \gg \underline{x}[2:0] \leftarrow$
1001←	Shift right arithmetic←	out ={ $x[7]x[7:1]$ } $\leftarrow$
1010←	Rotate left	out = $\{\underline{\mathbf{x}}[6:0], \mathbf{x}[7]\} \leftarrow$
1011←	Rotate right←	out = $\{\underline{\mathbf{x}}[0], \mathbf{x}[7:1]\} \leftarrow$
1100←	Equal←	out = $(x==y)$ ?1:0



Ex. Add(signed)

x= 8'b10010110(-106)

y= 8'b00101101(45)

Ans: 9'b1\_11000011(-61)

 $\rightarrow$  carry = 1, out = 8'b11000011



## **Problem 1: 8-bit Arithmetic Logic Unit**

- (1) Implement RTL (use continuous assignment, assign) model of the ALU
- (2) Implement RTL (use procedural assignment, always block) model of the ALU

(3) Modify the given testbench to verify all functions in your design are

correct

```
initial begin
    ctrl = 4'b1101;
    x = 8'd0;
    y = 8'd0;

# (`CYCLE);
    // 0100 boolean not
    ctrl = 4'b0100;

# (`HCYCLE);
    if( out == 8'b111_1111 ) $display( "PASS --- 0100 boolean not" );
    else $display( "FAIL --- 0100 boolean not" );


// finish tb
    # (`CYCLE) $finish;
end
```

Only test Boolean not



#### Problem 2. 8x8 Register File

Implement a 8 x 8 register file which can support read and write operation








# Flip-flop

Combinational circuit

Sequential circuit










#### **Problem 3. Simple Calculator**


Combine the previous two designs (ALU, Register File) into a simple calculator unit





## Report

- ALU: Screenshot the waveform result in nWave of alu\_assign & alu\_always, describe how you verify the correctness
- 2. Register file: Screenshot the waveform result in nWave of register\_file, describe how you verify the correctness.
- 3. **Bonus (5%)**: Write down what you found. Feel free to share your experience. (Ex: some mistakes you spend a lot of time, your environment, naming method)





#### **Note**

- Continuous assignment
  - LHS has to be wire type
- always statement
  - LHS has to be reg type
- Don't use non-synthesizable syntax
- Port
  - input
    - within the module, input must be declared as type wire(net), externally, they can connect to a type reg or wire
  - output
    - within the module, output can be declared as type reg or wire(default wire), externally they must always connect to net(wire)
    - if output port used in an always statement, the port must be redeclared as type reg, e.g. output reg carry;