TEXAS INSTRUMENTS

LM15851

SLAS990B –JANUARY 2014–REVISED FEBRUARY 2014

LM15851 Ultra-Wideband RF Sampling Subsystem

1 Features

- Excellent Noise and Linearity up to and beyond F_{IN} = 2.7 GHz
- Configurable DDC
- Decimation Factors from 4 to 32 (Complex Baseband Out)
- Raw Output Bandwidth of 1000 MHz at 4x Decimation and 4000 MSPS
- Raw Output Bandwidth of 125 MHz at 32x Decimation and 4000 MSPS
- Low Pin-Count-Configurable JESD204B Output Interface
- Automatically Optimized Output Lane Count
- Embedded Low Latency Signal Range Indication
- Low Power Consumption
- **Key Specifications**
  - Max Sampling Rate: 4000 MSPS
  - Min Sampling Rate: 1000 MSPS
  - DDC Output Word Size: 15-Bit Complex (30 bits total)
  - Noise Floor: −149 dBFS/Hz or −150 dbm/Hz
  - IMD3: −64 dBc (F_{IN} = 2670 MHz ± 2.5 MHz at −10 dBFS)
  - FPBW (-3 dB): 3.3 GHz
  - NPR: 48.5 dB
  - Supply Voltages: 1.9 and 1.2 V
  - Power Consumption
    - Decimate by 10 (4000 MSPS): 2 W
    - Power Down Mode: 10 mW

2 Applications

- Multi-Standard 3G and 4G Communication Receivers
- RF-Sampling Software Defined Radio
- Wideband Microwave Backhaul
- Wideband Communications

3 Description

The LM15851 device is a wideband sampling and digital tuning device. The core technology contained in the device is Texas Instruments' giga-sample analog-to-digital converter (ADC) technology that enables a large block of frequency spectrum to be sampled directly at RF. This technology is combined with low-power digital-processing blocks that provide digital filtering and down-conversion. The selected frequency block is made available on a JESD204B serial interface that is compatible with downstream system-processing elements. Data is output as baseband 15-bit complex information for ease of downstream processing. Based on the digital down-converter (DDC) decimation and link output rate settings, this data is output on 1 to 5 lanes of the serial interface.

Device Information

ORDER NUMBER	PACKAGE (PIN)	BODY SIZE
LM15851NKER	QFN (68)	10,00 mm × 10,00 mm

PRODUCT PREVIEW

Decimate by 16 — Spectral Response
F_S = 4 GHz, F_{IN} = 1897 MHz at –1 dBFS, Fnco = 1827 MHz

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PRODUCT PREVIEW

5 Description (Continued)

Clear advantages of the LM15851 device over existing solutions currently available on the market are scalability, cost per radio path, power consumption per radio path, and flexibility.

The LM15851 device is available in a 68 terminal QFN package. The device operates over the Industrial (–40°C ≤ T_A ≤ 85°C) ambient temperature range.

5.1 Block Diagram

5.2 DDC Details Block Diagram


PRODUCT PREVIEW

6 Terminal Configuration and Functions

**68-Terminal VQFN**
NKE Package
(Top View)

(Top View)

See Note A: Pin 0, Exposed pad on bottom of package must be soldered to ground plane to ensure rated performance.

PRODUCT PREVIEW

Left side pins:
- 1 R$_{BIAS}$+
- 2 R$_{RTN}$
- 3 V$_{CMO}$
- 4 VA19
- 5 VNEG
- 6 VA12
- 7 VA19
- 8 V$_{IN}$+
- 9 V$_{IN}$-
- 10 VA19
- 11 VA12
- 12 VNEG
- 13 VA19
- 14 VA12
- 15 DEVCLK+
- 16 DEVCLK-
- 17 VA12

Top pins:
- 68 V$_{BG}$
- 67 DNC
- 66 RSV
- 65 VA12
- 64 Tdiode+
- 63 Tdiode-
- 62 VA19
- 61 RSV2
- 60 VA19
- 59 SCSb
- 58 SCLK
- 57 SDI
- 56 SDO
- 55 VD12
- 54 NCO_2b
- 53 NCO_2a
- 52 VD12

Right side pins:
- 51 NCO_1b
- 50 NCO_1a
- 49 VD12
- 48 NCO_0b
- 47 NCO_0a
- 46 VD12
- 45 DS4+
- 44 DS4-
- 43 VD12
- 42 DS3+
- 41 DS3-
- 40 VD12
- 39 DS2+
- 38 DS2-
- 37 VD12
- 36 DS1+
- 35 DS1-

Bottom pins:
- 18 VA12
- 19 SYSREF+
- 20 SYSREF-
- 21 VA12
- 22 SYNC~+/TMST+
- 23 SYNC~-/TMST-
- 24 VA19
- 25 OR_T0
- 26 OR_T1
- 27 VA19
- 28 VD12
- 29 VNEG_OUT
- 30 SYNC~
- 31 VD12
- 32 DS0-
- 33 DS0+
- 34 VD12

A.   The center pad must be thermally and electrically connected to a ground plane to ensure rated performance.

Terminal Functions

| TERMINAL		EQUIVALENT CIRCUIT	DESCRIPTION
NAME	NUMBER		
$\overline{SCS}$	59		**Serial Chip Select (active low)** **(Input): LVCMOS** This terminal functions as the serial-interface chip select. describes the serial interface in more detail.
SCLK	58		**Serial Interface Clock** **(Input): LVCMOS** This terminal functions as the SCLK input which clocks the serial data.
SDI	57		**Serial Data In** **(Input): LVCMOS** This terminal functions as the SDATA input.
SYNC~	30		**SYNC~** **(Input): LVCMOS** This terminal provides the JESD204B-required Synchronizing Request Input. A logic low applied to this input initiates a lane alignment sequence. The choice of LVCMOS or LVDS SYNC~ is selected through the Configuration Register
SDO	56		**Serial Data Out** **Output): LVCMOS** This terminal functions as the SDATA output.
DEVCLK+ DEVCLK−	15 16		**Device Clock Input** **(Input): LVDS** The differential device clock signal must be AC coupled to these terminals. The input signal is sampled on the rising edge of CLK.
SYSREF+ SYSREF−	19 20		**SYSREF** **(Input): LVDS** The differential periodic waveform on these terminals synchronizes the device per JESD204B.
SYNC~+/TMST+ SYNC~-/TMST-	22 23		**SYNC~/TMST** **(Input): LVDS** This differential input provides the JESD204B-required Synchronizing Request Input. A differential logic low applied to these inputs initiates a lane alignment sequence. The choice of LVCMOS or LVDS SYNC~ is selected through the Configuration Register When the LVCMOS SYNC~ is selected and configured through the Configuration Register 0x202h, bit 6, these inputs are the differential TIMESTAMP input. For additional information see the section.

PRODUCT PREVIEW

Product Folder Links: *LM15851*

Terminal Functions (continued)

TERMINAL		EQUIVALENT CIRCUIT	DESCRIPTION
NAME	NUMBER		
NCO ConfigSelect (2:0)	47 / 48 50 / 51 53 / 54		**NCO ConfigSelect** **(Input): LVCMOS** These 3 terminal pairs allow the host device to select the specific NCO Frequency/Phase accumulator that is active. Each pair must be connected together and driven with a common 1.8-V LVCMOS signal.
$V_{IN}+$ $V_{IN}-$	8 9		**Signal Input** **(Input): Analog** The differential full-scale input range is determined by the Full-Scale Voltage Adjust register.
V_{CMO}	3		**Common Mode Voltage** **(Output): Analog** The voltage output at this terminal must be the common-mode input voltage at $V_{IN}+$ and $V_{IN}-$ when DC coupling is used. This terminal is capable of sourcing or sinking 100 µA and can drive a load up to 80 pF.
V_{BG}	68		**Bandgap Output Voltage** **(Output): Analog** This terminal is capable of sourcing or sinking 100 µA and can drive a load up to 80 pF.
$R_{BIAS}+$	1		**External Bias Resistor Connection** **(Output): Analog** The nominal value of $R_{BIAS}+$ is 3.3 kΩ (±0.1%) to the R_{RTN} terminal.
R_{RTN}	2		**Bias Resistor Return** **(Input): Analog** This terminal is the return input for external R_{BIAS}. This terminal must be isolated from all other signals and grounds. DO NOT CONNECT TO GROUND.
Tdiode+ Tdiode−	64 63		**Temperature Diode** **(Passive): Analog** These terminals are the positive (Anode) and negative (Cathode) diode connections for die temperature measurements.

PRODUCT PREVIEW

Terminal Functions (continued)

TERMINAL		EQUIVALENT CIRCUIT	DESCRIPTION
NAME	NUMBER		
OR_T0 OR_T1	25 26		**Over-Range** **(Output): LVCMOS** OverRange Detection Status for T0 and T1 thresholds.
DS0+ / DS0− DS1+ / DS1− DS2+ / DS2− DS3+ / DS3− DS4+ / DS4−	33 / 32 36 / 35 39 / 38 42 / 41 45 / 44		**Data** **(Output): CML** These terminals are the high-speed serialized-data outputs with user-configurable pre-emphasis. These outputs must always be terminated with a 100-Ω differential resistor at the receiver.
VNEG_OUT	29		**VNEG_OUT** **(Output): Power** This power output terminal must be decoupled with a 4.7-µF capacitor to ground and connected to the VNEG input terminals.
VNEG	5 12		**VNEG** **(Input): Power** This terminal must be decoupled to ground with a 0.1-µF capacitor near each terminal. These power input terminals must be connected to the VNEG_OUT terminal. The connections must be isolated from any noisy digital signals and must also be isolated from the analog input and clock input terminals.
VA19	4, 7, 10, 13, 24, 27, 60, 62		**Analog 1.9-V power supply terminals** **(Power)** – Bypass these terminals to ground using one 10-µF and two 1-µF capacitors for bulk decoupling plus one 0.1-µF capacitor per terminal for individual decoupling.
VA12	6, 11, 14, 17, 18, 21, 65		**Analog 1.2-V power supply terminals** **(Power)** – Bypass these terminals to ground using one 10-µF and two 1-µF capacitors for bulk decoupling plus one 0.1-µF capacitor per terminal for individual decoupling.
VD12	28, 31, 34, 37, 40, 43, 46, 49, 52, 55		**Digital 1.2-V power supply terminals** **(Power)** - Bypass these terminals to ground.
GND	0		**Ground** - Terminal 0 is the exposed pad on the bottom of the package and is the ground return for all supplies. This terminal/pad must be connected with multiple vias to the printed circuit board (PCB) ground planes to ensure proper electrical and thermal performance.
RSV2	61		**Connect to Ground** - Connect this reserved terminal to ground for proper operation.
RSV	66		**Reserved** - Do not connect RSV to any circuitry, power, or ground signals.
DNC	67		**Do Not Connect** - Do not connect DNC to any circuitry, power, or ground signals.

PRODUCT PREVIEW

7 Device and Documentation Support

7.1 Trademarks

All trademarks are the property of their respective owners.

7.2 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

7.3 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

8 Mechanical, Packaging, and Orderable Information

The following packaging information and addendum reflect the most current data available for the designated devices. This data is subject to change without notice and revision of this document.

PRODUCT PREVIEW

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM15851NKE10	PREVIEW	VQFN	NKE	68	10	TBD	Call TI	Call TI	-40 to 85	LM15851	
LM15851NKER	PREVIEW	VQFN	NKE	68	2000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	LM15851	
LM15851NKET	PREVIEW	VQFN	NKE	68	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	LM15851	
PLM15851NKE	PREVIEW	VQFN	NKE	68	1	TBD	Call TI	Call TI			

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NKE0068A

(8.8)

(64X 0.5)

(68X 0.23)

(68X 0.6)

(9.4 TYP)

(□ 7.7)

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

RECOMMENDED LAND PATTERN
1:1 RATIO WITH PKG SOLDER PADS

A

PIN 1 ID

10±0.1

B

10±0.1

1 MAX
(0.2)
0.05 MAX

SEATING
PLANE

12° MAX
ALL
AROUND

C

⌒ 0.1 C

4X 8

0.45

64X 0.5

1

17

68

18

PIN 1 ID
(Ø0.4)

□ 7.7±0.15

(4X 45°)

52

34

51

35

(0.42 TYP)

68X 0.23 +0.07 -0.05

68X 0.6 +0.15 -0.10

⊕ 0.1 Ⓜ C BⓈ AⓈ

LQA68A (Rev B)

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		