Integration Manual –TqRsDg

Table of Contents

[1 Dependencies 2](#_Toc373316116)

[1.1 SWCs 2](#_Toc373316117)

[1.2 Global Functions(Non RTE) to be provided to Integration Project 2](#_Toc373316118)

[2 Configuration 3](#_Toc373316119)

[2.1 Build Time Config 3](#_Toc373316120)

[2.2 Configuration Files to be provided by Integration Project 3](#_Toc373316121)

[2.2.1 Da Vinci Parameter Configuration Changes 3](#_Toc373316122)

[2.2.2 DaVinci Interrupt Configuration Changes 3](#_Toc373316123)

[2.2.3 Manual Configuration Changes 3](#_Toc373316124)

[3 Integration 4](#_Toc373316125)

[3.1 Required Global Data Inputs 4](#_Toc373316126)

[3.2 Required Global Data Outputs 4](#_Toc373316127)

[3.3 Specific Include Path present 4](#_Toc373316128)

[4 Runnable Scheduling 5](#_Toc373316129)

[5 Memory Mapping 6](#_Toc373316130)

[5.1 Mapping 6](#_Toc373316131)

[5.2 Usage 6](#_Toc373316132)

[5.3 Non RTE NvM Blocks 6](#_Toc373316133)

[5.4 RTE NvM Blocks 6](#_Toc373316134)

[6 Compiler Settings 6](#_Toc373316135)

[6.1 Preprocessor MACRO 6](#_Toc373316136)

[6.2 Optimization Settings 6](#_Toc373316137)

[7 Revision Control Log 7](#_Toc373316138)

# Dependencies

## SWCs

|  |  |
| --- | --- |
| Module | Required Feature |
| None |  |

Note : Referencing the external components should be avoided in most cases. Only in unavoidable circumstance external components should be refered. Developer should track the references.

## Global Functions(Non RTE) to be provided to Integration Project

None

# Configuration

## Build Time Config

|  |  |  |
| --- | --- | --- |
| Modules | Notes |  |
| None |  |  |

## Configuration Files to be provided by Integration Project

Ap\_TqRsDg\_Cfg.h generated by Ap\_TqRsDg\_Cfg.h.tt

### Da Vinci Parameter Configuration Changes

|  |  |  |
| --- | --- | --- |
| Parameter | Notes | SWC |
| TqRsDgGeneral/TqRsDgCPEnable | To enable checkpoints | TqRsDg |

### DaVinci Interrupt Configuration Changes

|  |  |  |  |
| --- | --- | --- | --- |
| ISR Name | VIM # | Priority Dependency | Notes |
| None |  |  |  |

### Manual Configuration Changes

|  |  |  |
| --- | --- | --- |
| Constant | Notes | SWC |
| None |  |  |

# Integration

## Required Global Data Inputs

|  |
| --- |
| DervLambdaAlphaDiag\_Volt\_f32 |
| DervLambdaBetaDiag\_Volt\_f32 |
| OutputRampMult\_Uls\_f32 |
| TrqLimitMin\_MtrNm\_f32 |

## Required Global Data Outputs

|  |
| --- |
|  |
|  |

## Specific Include Path present

No

# Runnable Scheduling

This section specifies the required runnable scheduling.

|  |  |  |
| --- | --- | --- |
| Init | Scheduling Requirements | Trigger |
| TqRsDg \_Init1 | Called from RTE before any call to the periodic functions | RTE init |

|  |  |  |
| --- | --- | --- |
| Runnable | Scheduling Requirements | Trigger |
| TqRsDg\_Per1 | Must run after CmMtrCurr\_Per2  and before CurrCmd\_Per1 | RTE (2ms) |
|  |  |  |

**.**

# Memory Mapping

## Mapping

|  |  |  |
| --- | --- | --- |
| Memory Section | Contents | Notes |
| TQRSDG\_START\_SEC\_VAR\_CLEARED\_32 |  |  |
| TQRSDG\_START\_SEC\_VAR\_NOINIT\_UNSPECIFIED |  |  |
| TQRSDG\_START\_SEC\_VAR\_CLEARED\_16 |  |  |
| RTE\_START\_SEC\_AP\_TQRSDG\_APPL\_CODE |  |  |
|  |  |  |

\* Each …START\_SEC… constant is terminated by a …STOP\_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.

## Usage

|  |  |  |
| --- | --- | --- |
| Feature | RAM | ROM |
| <Memmap usuage info> |  |  |

Table 1: ARM Cortex R4 Memory Usage

## Non RTE NvM Blocks

|  |
| --- |
| Block Name |
| None |

Note : Size of the NVM block if configured in developer

## RTE NvM Blocks

|  |
| --- |
| Block Name |
|  |

Note : Size of the NVM block if configured in developer

# Compiler Settings

## Preprocessor MACRO

None

## Optimization Settings

None.

# Revision Control Log

|  |  |  |  |
| --- | --- | --- | --- |
| **Rev #** | **Change Description** | **Date** | **Author** |
| 1 | Initial version | 10-Apr-13 | Selva |
| 2 | Updated for the new torque reasonableness | 23-Nov-13 | Selva |